JPH0241431U - - Google Patents
Info
- Publication number
- JPH0241431U JPH0241431U JP1988119030U JP11903088U JPH0241431U JP H0241431 U JPH0241431 U JP H0241431U JP 1988119030 U JP1988119030 U JP 1988119030U JP 11903088 U JP11903088 U JP 11903088U JP H0241431 U JPH0241431 U JP H0241431U
- Authority
- JP
- Japan
- Prior art keywords
- loop
- power supply
- metallized
- substrate
- square
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/42—Wire connectors; Manufacturing methods related thereto
- H01L24/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L24/49—Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/4805—Shape
- H01L2224/4809—Loop shape
- H01L2224/48091—Arched
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/49—Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/49—Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
- H01L2224/491—Disposition
- H01L2224/49105—Connecting at different heights
- H01L2224/49109—Connecting at different heights outside the semiconductor or solid-state body
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/49—Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
- H01L2224/491—Disposition
- H01L2224/4912—Layout
- H01L2224/49175—Parallel arrangements
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
- H01L2924/161—Cap
- H01L2924/1615—Shape
- H01L2924/16152—Cap comprising a cavity for hosting the device, e.g. U-shaped cap
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
- H01L2924/161—Cap
- H01L2924/1615—Shape
- H01L2924/16195—Flat cap [not enclosing an internal cavity]
Landscapes
- Engineering & Computer Science (AREA)
- Computer Hardware Design (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Wire Bonding (AREA)
- Lead Frames For Integrated Circuits (AREA)
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP1988119030U JPH0625007Y2 (ja) | 1988-09-09 | 1988-09-09 | 多電源素子用パツケージ |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP1988119030U JPH0625007Y2 (ja) | 1988-09-09 | 1988-09-09 | 多電源素子用パツケージ |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPH0241431U true JPH0241431U (OSRAM) | 1990-03-22 |
| JPH0625007Y2 JPH0625007Y2 (ja) | 1994-06-29 |
Family
ID=31363905
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP1988119030U Expired - Lifetime JPH0625007Y2 (ja) | 1988-09-09 | 1988-09-09 | 多電源素子用パツケージ |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPH0625007Y2 (OSRAM) |
-
1988
- 1988-09-09 JP JP1988119030U patent/JPH0625007Y2/ja not_active Expired - Lifetime
Also Published As
| Publication number | Publication date |
|---|---|
| JPH0625007Y2 (ja) | 1994-06-29 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| JPH0241431U (OSRAM) | ||
| JPH0238736U (OSRAM) | ||
| KR920018880A (ko) | 유리봉지형 세라믹 패키지 | |
| JPH0241430U (OSRAM) | ||
| JPS6247156U (OSRAM) | ||
| JPS5812445Y2 (ja) | 半導体集積回路容器 | |
| JPS6223125Y2 (OSRAM) | ||
| JPH0238737U (OSRAM) | ||
| JPS6242254U (OSRAM) | ||
| JPH0215728U (OSRAM) | ||
| JPH0238738U (OSRAM) | ||
| JPS62108277U (OSRAM) | ||
| JPS61199052U (OSRAM) | ||
| JPS6037257U (ja) | 光起電力素子 | |
| JPS63115228U (OSRAM) | ||
| JPH0260236U (OSRAM) | ||
| JPH0360057A (ja) | 半導体装置 | |
| JPS63112346U (OSRAM) | ||
| JPS6276554U (OSRAM) | ||
| JPS61188955A (ja) | 半導体装置 | |
| JPS6435756U (OSRAM) | ||
| JPH0498857A (ja) | 半導体装置用パッケージ | |
| JPH0229196U (OSRAM) | ||
| JPH0316700U (OSRAM) | ||
| JPS6029392U (ja) | 半導体(特殊金属)を内蔵した埋込ヒ−タ− |