JPH0238838U - - Google Patents
Info
- Publication number
- JPH0238838U JPH0238838U JP11712988U JP11712988U JPH0238838U JP H0238838 U JPH0238838 U JP H0238838U JP 11712988 U JP11712988 U JP 11712988U JP 11712988 U JP11712988 U JP 11712988U JP H0238838 U JPH0238838 U JP H0238838U
- Authority
- JP
- Japan
- Prior art keywords
- signal
- multiplexed
- clock signal
- frequency
- circuit
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- 230000001360 synchronised effect Effects 0.000 claims 1
- 238000010586 diagram Methods 0.000 description 2
Landscapes
- Time-Division Multiplex Systems (AREA)
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP11712988U JPH0741228Y2 (ja) | 1988-09-05 | 1988-09-05 | デジタル信号多重化装置 |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP11712988U JPH0741228Y2 (ja) | 1988-09-05 | 1988-09-05 | デジタル信号多重化装置 |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPH0238838U true JPH0238838U (enExample) | 1990-03-15 |
| JPH0741228Y2 JPH0741228Y2 (ja) | 1995-09-20 |
Family
ID=31360298
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP11712988U Expired - Lifetime JPH0741228Y2 (ja) | 1988-09-05 | 1988-09-05 | デジタル信号多重化装置 |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPH0741228Y2 (enExample) |
-
1988
- 1988-09-05 JP JP11712988U patent/JPH0741228Y2/ja not_active Expired - Lifetime
Also Published As
| Publication number | Publication date |
|---|---|
| JPH0741228Y2 (ja) | 1995-09-20 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| EP0316878A3 (en) | Pll circuit for generating output signal synchronized with input signal by switching frequency dividing ratio | |
| JPH0238838U (enExample) | ||
| MY104382A (en) | Signal synchronizing system. | |
| JPS6368092U (enExample) | ||
| JPS63118647U (enExample) | ||
| JPS6485435A (en) | Data signal speed changing circuit | |
| JPH028247U (enExample) | ||
| JPS6413826U (enExample) | ||
| JPS6286740U (enExample) | ||
| JPS6277936U (enExample) | ||
| JPS62164472U (enExample) | ||
| JPH048538U (enExample) | ||
| JPS6262334U (enExample) | ||
| JPH01245631A (ja) | 位相制御回路 | |
| JPS6443872A (en) | Synchronizing circuit | |
| JPS61195652U (enExample) | ||
| JPH0423345U (enExample) | ||
| JPH03114074U (enExample) | ||
| JPH0457940U (enExample) | ||
| JPS59100336U (ja) | デイジタル装置用クロツクパルス発生回路 | |
| JPS6326129U (enExample) | ||
| JPS5216144A (en) | Digital synchronous clock generator | |
| JPS62138202U (enExample) | ||
| JPH01169825U (enExample) | ||
| JPS5971188U (ja) | 子時計機能を持つ時計 |