JPH0233814A - Input switching device - Google Patents

Input switching device

Info

Publication number
JPH0233814A
JPH0233814A JP18131988A JP18131988A JPH0233814A JP H0233814 A JPH0233814 A JP H0233814A JP 18131988 A JP18131988 A JP 18131988A JP 18131988 A JP18131988 A JP 18131988A JP H0233814 A JPH0233814 A JP H0233814A
Authority
JP
Japan
Prior art keywords
input
terminals
group
circuit
ground
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP18131988A
Other languages
Japanese (ja)
Inventor
Hiromi Murakami
村上 洋巳
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Fujitsu General Ltd
Original Assignee
Fujitsu General Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Fujitsu General Ltd filed Critical Fujitsu General Ltd
Priority to JP18131988A priority Critical patent/JPH0233814A/en
Publication of JPH0233814A publication Critical patent/JPH0233814A/en
Pending legal-status Critical Current

Links

Landscapes

  • Keying Circuit Devices (AREA)
  • Circuits Of Receivers In General (AREA)
  • Signal Processing Not Specific To The Method Of Recording And Reproducing (AREA)

Abstract

PURPOSE:To prevent the occurrence of cross-talk by shortcircuiting other than input terminals selected via connection to a short circuit to the ground. CONSTITUTION:When a short circuit 8 is controlled with CPU 6, input terminals such as eight terminals in the first group 11 of an input switching circuit 1 are short-circuited to the ground except for selected input terminals and the selected terminals are made afloat from the ground for connection to the switch 21 of a switching circuit 2. Consequently, no cross-talk occurs between terminals in the first group 11 and the deterioration of signal quality due to cross-talk is prevented. The second group of terminals is similarly protected.

Description

【発明の詳細な説明】 〔産業上の利用分野〕 本発明は複数のオーデイ信号やビデオ信号の内から1個
を選択する入力切換装置に関し、特にクロストークの発
生を防止した装置に関する。
DETAILED DESCRIPTION OF THE INVENTION [Field of Industrial Application] The present invention relates to an input switching device for selecting one of a plurality of audio signals or video signals, and particularly to a device that prevents the occurrence of crosstalk.

〔従来の技術〕[Conventional technology]

この種の入力切換装置として、第3図に示す回路がある
。この回路は、複数入力信号が入力する入力切換回路1
から2系統の信号を選択して切換回路2に送出し、この
切換回路2においてその一方を増幅器3に送出して内部
に取り込むと共にモニタ用としてモニタ端子4に送出し
、他方をコピー用端子5に送り出すようにしたものであ
る。6は切換回路2のスイッチ21〜24を制御するC
PU、7は操作部である。
As this type of input switching device, there is a circuit shown in FIG. This circuit is an input switching circuit 1 to which multiple input signals are input.
Two systems of signals are selected and sent to the switching circuit 2, and in this switching circuit 2, one of them is sent to the amplifier 3 and taken in internally, and the other is sent to the monitor terminal 4 for monitoring, and the other is sent to the copying terminal 5. It was designed to be sent to 6 is C that controls the switches 21 to 24 of the switching circuit 2;
PU, 7 is an operation unit.

この装置では、CPU6により入力切換回路lの第1群
11の入力端子から1個がスイッチ111で選択されて
切換回路2のスイッチ21に入力し、第2群12の入力
端子からも同様に1個がスイッチ121で選択されて切
換回路2のスイッチ23に入力する。そして、このスイ
ッチ21.23の切換及びスイッチ22.24の同−C
PU6による切換により、一方は増幅器3とモニタ端子
4に、他方はコピー用端子5に、各々出力する。
In this device, one input terminal from the first group 11 of the input switching circuit 1 is selected by the CPU 6 by the switch 111 and inputted to the switch 21 of the switching circuit 2, and similarly one terminal from the input terminal of the second group 12 is selected by the CPU 6. The selected one is selected by the switch 121 and inputted to the switch 23 of the switching circuit 2. Then, the switching of this switch 21.23 and the switching of switch 22.24 -C
By switching by the PU 6, one output is output to the amplifier 3 and the monitor terminal 4, and the other output is output to the copy terminal 5.

〔発明が解決しようとする課題〕[Problem to be solved by the invention]

ところが、この装置では、入力切換回路1の第1群11
又は第2群12に2個以上の信号が同時に印加すると、
相互間でクロストークが発生して、他方に対してノイズ
として混入し、信号品質を劣化させるという問題があっ
た。特に、周波数の高い映像信号については顕著であっ
た。
However, in this device, the first group 11 of the input switching circuit 1
Or when two or more signals are applied to the second group 12 at the same time,
There is a problem in that crosstalk occurs between the two and is mixed into the other as noise, degrading the signal quality. This was particularly noticeable for high-frequency video signals.

本発明はこのような点に鑑みたもので、その目的は複数
の信号を同時に印加しても、クロストークが発生しない
ようにすることである。
The present invention has been made in view of these points, and its purpose is to prevent crosstalk from occurring even when a plurality of signals are applied simultaneously.

〔課題を解決するための手段〕[Means to solve the problem]

このために本発明は、1群の複数の入力端子から1個の
入力端子を選択する入力切換装置において、 上記1群の複数の入力端子をショート回路の出力端子に
格別に接続し、該ショート回路の出力端子の上記選択し
た入力端子に対応する1個を残して他をアースにショー
トするようにした。
To this end, the present invention provides an input switching device for selecting one input terminal from a group of a plurality of input terminals, in which the plurality of input terminals of the group are specially connected to the output terminal of a short circuit, and the All but one of the output terminals of the circuit corresponding to the selected input terminal were short-circuited to ground.

〔実施例〕 以下、本発明の実施例について説明する。第1図はその
一実施例を示す回路図である。第3図におけるものと同
様のものには同一の符号を付した。
[Examples] Examples of the present invention will be described below. FIG. 1 is a circuit diagram showing one embodiment thereof. Components similar to those in FIG. 3 are given the same reference numerals.

本実施例では、ショート回路8を新たに設けて、その出
力で入力切換回路1の入力端のラインをアースにショー
トするようにした。
In this embodiment, a short circuit 8 is newly provided, and its output short-circuits the line at the input end of the input switching circuit 1 to ground.

このショート回路8は第2図に示すように、nビットの
入力端子Al−Anと、8木の出力端子YO,Yl、Y
2.Y3.Y4.Y5.Y6.Y7を有する。そして、
入力端子A1〜Anの論理によって、出力端子YO−Y
3のいずれか1個とY4〜Y7のいずれか1個のみがオ
ーブン(’HJ)となり、他の全てがアースレベル(r
r、」)となるように制御される。このショート回路8
としては、例えばTC7411C138APのMOSデ
コーダが使用できる。
As shown in FIG. 2, this short circuit 8 has an n-bit input terminal Al-An and eight tree output terminals YO, Yl, Y.
2. Y3. Y4. Y5. Y6. It has Y7. and,
Depending on the logic of the input terminals A1 to An, the output terminals YO-Y
Only one of 3 and one of Y4 to Y7 becomes an oven ('HJ), and all others are earth level (r
r,''). This short circuit 8
For example, a TC7411C138AP MOS decoder can be used.

従って、CPU6によってショート回路8を制御するこ
とにより、入力切換回路1の第1群11の入力端子から
は切換回路2のスイッチ21に接続される1個のみがア
ースから浮き他はアースされるので、その第1群11内
における端子相互間にクロストークが発生することはな
い。また、第2群12においても切換回路2のスイッチ
23に接続される1個のみがアースから浮き他はアース
にショートされるので、同様に端子相互間のクロストー
クが発生することはない。
Therefore, by controlling the short circuit 8 by the CPU 6, only one of the input terminals of the first group 11 of the input switching circuit 1 connected to the switch 21 of the switching circuit 2 is lifted from the ground, and the others are grounded. , crosstalk does not occur between the terminals in the first group 11. Further, in the second group 12, only one terminal connected to the switch 23 of the switching circuit 2 is floating from the ground, and the others are short-circuited to the ground, so that crosstalk between the terminals similarly does not occur.

なお、ショート回路8においてショートする際に、直接
アースにショートすると人力切換回路1に接続される入
力回路(図示せず)の出力インピーダンス如何によって
は、その入力回路の素子に損傷を与える場合があるので
、コンデンサを介してアースする方が好ましい。
Note that when a short circuit occurs in the short circuit 8, if it shorts directly to the ground, it may damage the elements of the input circuit (not shown) depending on the output impedance of the input circuit (not shown) connected to the manual switching circuit 1. Therefore, it is preferable to ground through a capacitor.

〔発明の効果〕〔Effect of the invention〕

以上から本発明によれば、選択した信号以外はアースに
ショートされるので、クロストークの発生する虞はなく
、信号品質が劣化することを防止することができる。
As described above, according to the present invention, signals other than the selected signal are short-circuited to the ground, so there is no risk of crosstalk occurring, and deterioration of signal quality can be prevented.

【図面の簡単な説明】[Brief explanation of the drawing]

第1図は本発明の一実施例の入力切換装置の回路図、第
2図はショート回路の説明図、第3図は従来の入力切換
装置の回路図である。 1・・・入力切換回路、2・・・切換回路、3・・・増
幅器、4・・・モニタ端子、5・・・コピ一端子、6・
・・CPU、7・・・操作部、8・・・ショート回路。 代理人 弁理士 長 尾 常 明 第1 図 第2 図
FIG. 1 is a circuit diagram of an input switching device according to an embodiment of the present invention, FIG. 2 is an explanatory diagram of a short circuit, and FIG. 3 is a circuit diagram of a conventional input switching device. DESCRIPTION OF SYMBOLS 1... Input switching circuit, 2... Switching circuit, 3... Amplifier, 4... Monitor terminal, 5... Copy terminal, 6...
...CPU, 7...Operation unit, 8...Short circuit. Agent Patent Attorney Tsuneaki Nagao Figure 1 Figure 2

Claims (2)

【特許請求の範囲】[Claims] (1)、1群の複数の入力端子から1個の入力端子を選
択する入力切換装置において、 上記1群の複数の入力端子をショート回路の出力端子に
格別に接続し、該ショート回路の出力端子の上記選択し
た入力端子に対応する1個を残して他をアースにショー
トするようにしたことを特徴とする入力切換装置。
(1) In an input switching device that selects one input terminal from a plurality of input terminals in one group, the plurality of input terminals in the first group are specially connected to an output terminal of a short circuit, and the output terminal of the short circuit is An input switching device characterized in that one of the terminals corresponding to the selected input terminal is left and the others are short-circuited to ground.
(2)、上記ショート回路の制御と上記入力端子の選択
を同一の制御手段で行うようにしたことを特徴とする入
力切換装置。
(2) An input switching device characterized in that the control of the short circuit and the selection of the input terminal are performed by the same control means.
JP18131988A 1988-07-20 1988-07-20 Input switching device Pending JPH0233814A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP18131988A JPH0233814A (en) 1988-07-20 1988-07-20 Input switching device

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP18131988A JPH0233814A (en) 1988-07-20 1988-07-20 Input switching device

Publications (1)

Publication Number Publication Date
JPH0233814A true JPH0233814A (en) 1990-02-05

Family

ID=16098602

Family Applications (1)

Application Number Title Priority Date Filing Date
JP18131988A Pending JPH0233814A (en) 1988-07-20 1988-07-20 Input switching device

Country Status (1)

Country Link
JP (1) JPH0233814A (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2015053577A (en) * 2013-09-06 2015-03-19 日本電波工業株式会社 Oscillator and method of manufacturing oscillator

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2015053577A (en) * 2013-09-06 2015-03-19 日本電波工業株式会社 Oscillator and method of manufacturing oscillator

Similar Documents

Publication Publication Date Title
JPH0367369B2 (en)
JPH07236151A (en) Digital video switcher
JPH0233814A (en) Input switching device
JPS6271325A (en) Semiconductor integrated circuit
JPH01256212A (en) Two-way buffer circuit
KR100727570B1 (en) Tristate circuit for power up conditions
KR100240317B1 (en) Signal line changeover circuit with emitter followers
JPH01291518A (en) Signal switching circuit
KR100240318B1 (en) Color signal processing circuit for a video cassetter recorder
KR100223206B1 (en) Apparatus and method for selecting output signal in a video signal processing system
JP3173207B2 (en) Relay control device for game device
JPH0612152A (en) Electric power source division control system between cmos circuits
JPH03183159A (en) Semiconductor integrated circuit device
KR940000655Y1 (en) Automatic exchange apparatus of audio and video input
JPH03121617A (en) Cmos integrated circuit
JPH07106918A (en) Input/output device
KR900002232B1 (en) Video signal transfering circuit of double deck vtr
JP3492737B2 (en) Serial data interface circuit
JPH0529900A (en) Semiconductor integrated circuit
JPH05300056A (en) Crosstalk prevention circuit
JPH0643222A (en) Semiconductor device
JPH05135564A (en) Memory card
JP2000175286A (en) Audio system
KR19980023506A (en) I / O terminal switching device of A / V equipment
JPH03297220A (en) Integrated circuit