JPH0233105B2 - - Google Patents

Info

Publication number
JPH0233105B2
JPH0233105B2 JP57157772A JP15777282A JPH0233105B2 JP H0233105 B2 JPH0233105 B2 JP H0233105B2 JP 57157772 A JP57157772 A JP 57157772A JP 15777282 A JP15777282 A JP 15777282A JP H0233105 B2 JPH0233105 B2 JP H0233105B2
Authority
JP
Japan
Prior art keywords
flip
flop
pin
flops
log
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
JP57157772A
Other languages
English (en)
Japanese (ja)
Other versions
JPS5946869A (ja
Inventor
Hisao Hidaka
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Fujitsu Ltd
Original Assignee
Fujitsu Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Fujitsu Ltd filed Critical Fujitsu Ltd
Priority to JP57157772A priority Critical patent/JPS5946869A/ja
Publication of JPS5946869A publication Critical patent/JPS5946869A/ja
Publication of JPH0233105B2 publication Critical patent/JPH0233105B2/ja
Granted legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G01—MEASURING; TESTING
    • G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
    • G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
    • G01R31/28—Testing of electronic circuits, e.g. by signal tracer
    • G01R31/2801—Testing of printed circuits, backplanes, motherboards, hybrid circuits or carriers for multichip packages [MCP]

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • General Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Physics & Mathematics (AREA)
  • Tests Of Electronic Circuits (AREA)
JP57157772A 1982-09-10 1982-09-10 プリント板の診断方法 Granted JPS5946869A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP57157772A JPS5946869A (ja) 1982-09-10 1982-09-10 プリント板の診断方法

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP57157772A JPS5946869A (ja) 1982-09-10 1982-09-10 プリント板の診断方法

Publications (2)

Publication Number Publication Date
JPS5946869A JPS5946869A (ja) 1984-03-16
JPH0233105B2 true JPH0233105B2 (fi) 1990-07-25

Family

ID=15656958

Family Applications (1)

Application Number Title Priority Date Filing Date
JP57157772A Granted JPS5946869A (ja) 1982-09-10 1982-09-10 プリント板の診断方法

Country Status (1)

Country Link
JP (1) JPS5946869A (fi)

Also Published As

Publication number Publication date
JPS5946869A (ja) 1984-03-16

Similar Documents

Publication Publication Date Title
US5515384A (en) Method and system of fault diagnosis of application specific electronic circuits
DE19952272B4 (de) Verfahren und System zum Prüfen von auf eingebetteten Bausteinen basierenden integrierten Systemchip-Schaltungen
KR100337696B1 (ko) 모델 검사를 위한 동작 환경을 자동적으로 생성하는 방법
US10657207B1 (en) Inter-cell bridge defect diagnosis
CN1035191A (zh) 测试和故障检查基于微处理器的电子系统的存贮器仿真方法和系统
JPH0126097B2 (fi)
US20070005322A1 (en) System and method for complex programmable breakpoints using a switching network
Wong Digital circuit testing: A Guide to DFT and Other Techniques
Fan et al. A gate-level method for transistor-level bridging fault diagnosis
US20070022337A1 (en) Method and apparatus to verify non-deterministic results in an efficient random manner
US4156132A (en) Automatic fault injection apparatus and method
CN106546910A (zh) 基于位流回读的fpga测试平台
JPH0432348B2 (fi)
Manning On Computer Self-Diagnosis Part I-Experimental Study of a Processor
US20020188904A1 (en) Efficiency of fault simulation by logic backtracking
US20030046608A1 (en) Incremental fault dictionary
Seth et al. Gutting chip-testing costs: Designing VLSI circuits for testability is the most efficient way to reduce the relative costs of assuring high chip reliability
JPH0233105B2 (fi)
JP2837703B2 (ja) 故障診断装置
Wang et al. A new validation methodology combining test and formal verification for PowerPC/sup TM/microprocessor arrays
US5999013A (en) Method and apparatus for testing variable voltage and variable impedance drivers
Nagle et al. Microprocessor testability
JPH0455774A (ja) 同期型ｆｆ間のオーバディレイテスト方式
JP2642265B2 (ja) 論理回路のテストパターンの検査方法
JP2940207B2 (ja) 圧縮パターン生成方式