JPH02291714A - Integrating circuit - Google Patents

Integrating circuit

Info

Publication number
JPH02291714A
JPH02291714A JP11347889A JP11347889A JPH02291714A JP H02291714 A JPH02291714 A JP H02291714A JP 11347889 A JP11347889 A JP 11347889A JP 11347889 A JP11347889 A JP 11347889A JP H02291714 A JPH02291714 A JP H02291714A
Authority
JP
Japan
Prior art keywords
circuit
oscillation
eeprom
oscillation frequency
integrated circuit
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP11347889A
Other languages
Japanese (ja)
Inventor
Noriyoshi Ishitsuki
石突 知徳
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Sharp Corp
Original Assignee
Sharp Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Sharp Corp filed Critical Sharp Corp
Priority to JP11347889A priority Critical patent/JPH02291714A/en
Publication of JPH02291714A publication Critical patent/JPH02291714A/en
Pending legal-status Critical Current

Links

Landscapes

  • Oscillators With Electromechanical Resonators (AREA)

Abstract

PURPOSE:To set the oscillation frequency of an oscillation circuit with high accuracy by preparing the EEPROM transistors TR in relation to one or plural resistances and changing the switching states of these EEPROM TRs for control of the synthetic resistance value. CONSTITUTION:The EEPROM TR 10-12 are formed in parallel to the resistances 4-6 of an oscillation circuit 2 respectively. A frequency measuring device 15 is used for control of the oscillation frequency of the circuit 2. Then the output of a waveform generating circuit 13 and therefore the oscillation frequency of the circuit 2 is measured. In this case, all EEPROM TR 10-12 are turned off. Then these TR 10-12 are individually set in the switching states of each checking process based on the data received from a checking device 17. Then the switching states of the EEPROM TR 10-12 are selectively set so that the circuit 2 is set at a desired oscillation frequency.

Description

【発明の詳細な説明】 産業上の利用分野 本発明は、いわゆるCR発振回路を内蔵した集積回路に
関する. 従来の技術 従来からハイブリッド!f1回路では、電気絶縁性基板
上に抵抗体を形成し、レーザ光を用いてトリミングして
、抵抗値のV&調整を行っている.このようにして調整
された抵抗の抵抗値と、コンデンサと、それらに関連し
て接続される電気回路とによってCR発振回路を構成し
ている。
DETAILED DESCRIPTION OF THE INVENTION Field of Industrial Application The present invention relates to an integrated circuit incorporating a so-called CR oscillation circuit. Conventional technology Conventional hybrid! In the f1 circuit, a resistor is formed on an electrically insulating substrate and trimmed using a laser beam to adjust the resistance value V&. The resistance value of the resistor thus adjusted, the capacitor, and the electric circuit connected thereto constitute a CR oscillation circuit.

発明が解決すべき課題 このような先行技術では、発振回路の発振周波数を測定
し、抵抗体のトリミングすべきデータを収集し、このデ
ータに基づいて、レーザ光を用いて抵抗体を実際にトリ
ミングし、発振周波数の最終試験を行う。このようにし
て、非常に作業工程を費やし、生産性が劣る。またレー
ザ光を用いてトリミングを行うための装置の性能向上が
要求されている. したがって先行技術では、レーザ光を用いてトリミング
を行うので、4’P業性が悪く、そのための時間が必要
であり、工程の簡素化が望まれている。
Problems to be Solved by the Invention In such prior art, the oscillation frequency of the oscillation circuit is measured, data for trimming the resistor is collected, and based on this data, the resistor is actually trimmed using laser light. Then, perform a final test on the oscillation frequency. In this way, the work process is very time consuming and the productivity is poor. There is also a need to improve the performance of devices that perform trimming using laser light. Therefore, in the prior art, since trimming is performed using a laser beam, the 4'P workability is poor and time is required for this, and it is desired to simplify the process.

本発明の目的は、発振周波数を希望する値に高精度で、
しがも簡単な作業で調整することができるようにした発
振回路を内蔵した集積回路を提供することである. 課題を解決するための手段 本発明は、コンデンサと、抵抗と、これらに関連して接
続される電気回路とによって構成される発振回路を内蔵
し、その発振周波数は、前記コンデンサの容量と前記抵
抗の抵抗値とに依存する集積回路において、 前記抵抗は、複数個設けられ、これらの抵抗に関連して
EEPROM}一ランジスタが接続され、E E P 
R O M トランジスタのスイッチング状態によって
き成抵抗値を調整することができるようにしたことを特
徴とする集積回路である. 1ヤ用 本発明に従えば、発振回路の発振周波数を決定する抵抗
は、複数涸設けられ、これらの抵抗の1または複数個に
関連してEEPROMトランジスタが接続されている。
The purpose of the present invention is to set the oscillation frequency to a desired value with high precision.
The object of the present invention is to provide an integrated circuit with a built-in oscillation circuit that can be adjusted with simple work. Means for Solving the Problems The present invention incorporates an oscillation circuit constituted by a capacitor, a resistor, and an electric circuit connected in relation to these, the oscillation frequency of which is determined by the capacitance of the capacitor and the resistor. In an integrated circuit that depends on the resistance value of E
This is an integrated circuit characterized in that the forming resistance value can be adjusted by the switching state of the R OM transistor. According to the present invention, a plurality of resistors are provided for determining the oscillation frequency of the oscillation circuit, and an EEPROM transistor is connected in association with one or more of these resistors.

このE E P RO M }・ランジスタのスイッチ
ング状態を変化させることによって、複数の抵抗のき成
抵抗値を調整することができる。これによって発振回路
の発振周波数を高精度に設定することが可能になる. 実施例 図面は、本発明の一実施例の集積回路のチップを模型的
に示す図である.半導体集積回路千ノブ1内には、CR
発振回路2が内蔵される.このCR発振回路2は、コン
デンサ3と、複数(この実施例では3)の直列接続され
た抵抗4,5.6と、これら3〜6に閏連して接続され
る電気回路7,8.9を要する.これらの電気回路?,
8.9は、インバータである. 発振回路2め抵抗4〜6には、並列にEE P ROM
}ランジスタ10〜12がそれぞれ形成される.コンデ
ンサ3、抵抗4〜6、電気回路7〜9およびEEPRO
Mhランジスタ10〜12は、半導体製造プロセスを利
用してfヤ成することができる.発振回路2の出力は、
波形発生回路13に与えられて分周または予め定める波
形が周期的に得られ、その出力は出力端子14から導出
される。
By changing the switching state of this EEPROM} transistor, the formed resistance values of the plurality of resistors can be adjusted. This makes it possible to set the oscillation frequency of the oscillation circuit with high precision. Embodiment drawings are diagrams schematically showing an integrated circuit chip according to an embodiment of the present invention. Inside the semiconductor integrated circuit thousand knob 1, there is a CR
Oscillation circuit 2 is built-in. This CR oscillation circuit 2 includes a capacitor 3, a plurality (three in this embodiment) of resistors 4, 5, 6 connected in series, and electrical circuits 7, 8, . It takes 9. These electrical circuits? ,
8.9 is an inverter. An EE P ROM is connected in parallel to the second resistor 4 to 6 of the oscillation circuit.
}Transistors 10 to 12 are formed, respectively. Capacitor 3, resistor 4-6, electric circuit 7-9 and EEPRO
The Mh transistors 10 to 12 can be manufactured using a semiconductor manufacturing process. The output of the oscillation circuit 2 is
A frequency-divided or predetermined waveform is periodically obtained by being applied to the waveform generating circuit 13, and its output is derived from the output terminal 14.

出力端子14からの信号は、周波1!L測定装置15に
おいて測定される。半導体集積回路チップ1は、直流電
源16によって電力f寸勢されて動作される.半導体集
積回路ナッ11は、たとえば合成樹脂などでモールドさ
れて、集積回路として横成されている。
The signal from the output terminal 14 has a frequency of 1! It is measured by the L measuring device 15. The semiconductor integrated circuit chip 1 is operated by being supplied with electric power f by a DC power supply 16. The semiconductor integrated circuit nut 11 is molded with, for example, synthetic resin, and is laterally formed as an integrated circuit.

発振回路2の発振周波数を調整するための手順を述べる
.半導体集積回路チップ1に直流電源16が接続され、
これによって半導体集積回路チッグ1が動4%する.周
波数測定装置15を用いて、波形発生回路13の出力、
したがって発振回路2の発振周波数を測定する.このと
きまず、EEPR O M 1 0〜12の全てをオフ
状暦とするために、検査装r!l16がらデータを半導
体集積回路チッ11に与える。これらのE E P R
 O M 1 0〜12の全てがオフ状暦において、発
振回路2が発振動作を行わない場合には、その半導体集
積回路ナップ1は不良品として処理する.発振動作を行
う半導体集積回路チツア1について、検査装216から
のデータに基づいて、EEPROM}ランジスタ10〜
12を個別的に第1表に示す各検査工程のスイッチング
状態とし、発振回路2が希望する発振周波数に等しいか
ごく近似した値となるように、それらのEEPROMI
O〜12のスイッチング状態を選択して設定する。EE
PROM}ランジスタというのは、MOS (金属酸化
物半導体)技術を用いたものであって、電気的にスイッ
チング状態の消去可能なトランジスタである.このよう
な楕成によれば、周波¥&測定装置15を用いて、発振
回路2の発振周波数の微調整性を行うことができ、作業
性が極めて良好であり生産性が優れており、前述の先行
技術に関連して述べた抵抗体のレーザ光によるトリミン
グ作業が不要であり、試験効率の向上を図ることができ
る。
The procedure for adjusting the oscillation frequency of oscillation circuit 2 will be described. A DC power supply 16 is connected to the semiconductor integrated circuit chip 1,
This causes the semiconductor integrated circuit TIG1 to move by 4%. Using the frequency measurement device 15, the output of the waveform generation circuit 13,
Therefore, measure the oscillation frequency of oscillation circuit 2. At this time, first, in order to make all of EEPR OM 1 0 to 12 into off-state calendars, the inspection equipment r! The data is given to the semiconductor integrated circuit chip 11 from 116. These E E P R
O M 1 If all of 0 to 12 are off and the oscillation circuit 2 does not perform an oscillation operation, the semiconductor integrated circuit nap 1 is treated as a defective product. Regarding the semiconductor integrated circuit circuit 1 that performs oscillation operation, based on data from the inspection equipment 216, EEPROM} transistors 10 to
12 is individually set to the switching state of each inspection process shown in Table 1, and their EEPROM
Select and set the switching state from 0 to 12. EE
A PROM transistor is a transistor that uses MOS (metal oxide semiconductor) technology and whose switching state can be erased electrically. According to such an ellipse, the oscillation frequency of the oscillation circuit 2 can be finely adjusted using the frequency measurement device 15, and the workability is extremely good and the productivity is excellent. The trimming operation of the resistor using a laser beam, which was described in connection with the prior art, is not necessary, and the test efficiency can be improved.

発明の効果 以上のように本発明によれば、複1!I.個の抵抗のう
ち、1または複数に関連してE E P RO M }
ランジスタを設け、それらのE E P R O M 
トランジスタのスイッチング状態を変化させて6成抵抗
値を調整し、これによって発振回路の発振周波数を高精
度に設定することができるようになる。このようなfヤ
業は、前述の先行技術に関連して述べたレーザ光を用い
るトリミング作業に比べて、生産性が良好であるという
優れた効果が達成される。
Effects of the Invention As described above, according to the present invention, multiple 1! I. E E P RO M } in relation to one or more of the resistors.
transistors are provided, and their E E P R O M
By changing the switching state of the transistor and adjusting the six-element resistance value, it becomes possible to set the oscillation frequency of the oscillation circuit with high precision. Such a trimming operation achieves an excellent effect of higher productivity than the trimming operation using a laser beam described in connection with the prior art described above.

【図面の簡単な説明】[Brief explanation of drawings]

図面は本発明の一実施例の半導体集積回路チンブ1の構
成を模式的に示す図である。 1・・半導体集積回路チップ、2・・・CR発振回路、
3・・・コンデンサ、4〜6・・・抵抗、7〜9・・・
電気回v各、10〜12・・・EEPROMトランジス
タ、13・・・波形発生回路、15・・・周波数測定装
置、16・・・直流電源、17・・・検査装置
The drawing is a diagram schematically showing the configuration of a semiconductor integrated circuit chip 1 according to an embodiment of the present invention. 1...Semiconductor integrated circuit chip, 2...CR oscillation circuit,
3... Capacitor, 4-6... Resistor, 7-9...
Electric circuit v each, 10 to 12... EEPROM transistor, 13... Waveform generation circuit, 15... Frequency measuring device, 16... DC power supply, 17... Inspection device

Claims (1)

【特許請求の範囲】 コンデンサと、抵抗と、これらに関連して接続される電
気回路とによって構成される発振回路を内蔵し、その発
振周波数は、前記コンデンサの容量と前記抵抗の抵抗値
とに依存する集積回路において、 前記抵抗は、複数個設けられ、これらの抵抗に関連して
EEPROMトランジスタが接続され、EEPROMト
ランジスタのスイッチング状態によって合成抵抗値を調
整することができるようにしたことを特徴とする集積回
路。
[Claims] The oscillation circuit includes a capacitor, a resistor, and an electric circuit connected to these, and the oscillation frequency is determined by the capacitance of the capacitor and the resistance value of the resistor. The dependent integrated circuit is characterized in that a plurality of the resistors are provided, and EEPROM transistors are connected in association with these resistors, so that the combined resistance value can be adjusted by the switching state of the EEPROM transistors. integrated circuit.
JP11347889A 1989-05-01 1989-05-01 Integrating circuit Pending JPH02291714A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP11347889A JPH02291714A (en) 1989-05-01 1989-05-01 Integrating circuit

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP11347889A JPH02291714A (en) 1989-05-01 1989-05-01 Integrating circuit

Publications (1)

Publication Number Publication Date
JPH02291714A true JPH02291714A (en) 1990-12-03

Family

ID=14613294

Family Applications (1)

Application Number Title Priority Date Filing Date
JP11347889A Pending JPH02291714A (en) 1989-05-01 1989-05-01 Integrating circuit

Country Status (1)

Country Link
JP (1) JPH02291714A (en)

Cited By (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO2006054551A1 (en) * 2004-11-16 2006-05-26 Rohm Co., Ltd Cr oscillation circuit and electronic device
JP2006191262A (en) * 2005-01-05 2006-07-20 Rohm Co Ltd Cr oscillation circuit
JP2006352384A (en) * 2005-06-15 2006-12-28 Fuji Electric Device Technology Co Ltd Oscillator with built-in integrated circuit
US7531852B2 (en) 2004-06-14 2009-05-12 Denso Corporation Electronic unit with a substrate where an electronic circuit is fabricated

Cited By (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7531852B2 (en) 2004-06-14 2009-05-12 Denso Corporation Electronic unit with a substrate where an electronic circuit is fabricated
WO2006054551A1 (en) * 2004-11-16 2006-05-26 Rohm Co., Ltd Cr oscillation circuit and electronic device
JP2006191262A (en) * 2005-01-05 2006-07-20 Rohm Co Ltd Cr oscillation circuit
JP2006352384A (en) * 2005-06-15 2006-12-28 Fuji Electric Device Technology Co Ltd Oscillator with built-in integrated circuit

Similar Documents

Publication Publication Date Title
US7466162B2 (en) Electronic load
CN110830022B (en) Trimming circuit and chip
CN107024294B (en) Multi-channel chip temperature measuring circuit and method
JPH06140512A (en) Trimming circuit
US20030154456A1 (en) Resistor circuit
JPH02291714A (en) Integrating circuit
JP4117917B2 (en) Circuit layout for testing the operation of the power transistor current monitoring circuit
US5442314A (en) CMOS circuit for generating voltage related to transistor gate length
JP4176345B2 (en) Method and circuit for trimming a circuit offline
CN112824983B (en) Time measuring circuit, time measuring chip and time measuring device
JPH1140749A (en) Reference voltage generation circuit
JPH06236966A (en) Integrated circuit
KR0183112B1 (en) Adjusting circuit for ic operation setting and its control method
RU1819352C (en) Method of rejecting non-reliable integrated circuits
JPH03136349A (en) Manufacture of integrated circuit
US3287643A (en) Method and apparatus for measuring the beta parameter of an in-circuit transistor without the application of d. c. biasing thereto
JPH01217611A (en) Constant voltage generating circuit
JPH11145393A (en) Semiconductor device and its manufacture
US6236547B1 (en) Zener zapping device and zener zapping method
JPS62150758A (en) Semiconductor integrated circuit
JPH0314230B2 (en)
JPS583101Y2 (en) MOS FET characteristic measurement circuit
JPH05347341A (en) Test circuit
JPH11108986A (en) Apparatus, jig and method for measuring transistor
KR0148689B1 (en) A voltage regulator