JPH02284477A - Semiconductor photodetecting device - Google Patents

Semiconductor photodetecting device

Info

Publication number
JPH02284477A
JPH02284477A JP1106245A JP10624589A JPH02284477A JP H02284477 A JPH02284477 A JP H02284477A JP 1106245 A JP1106245 A JP 1106245A JP 10624589 A JP10624589 A JP 10624589A JP H02284477 A JPH02284477 A JP H02284477A
Authority
JP
Japan
Prior art keywords
voltage
buffer
capacitor
turns
adp
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP1106245A
Other languages
Japanese (ja)
Inventor
Hideo Takahashi
秀夫 高橋
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
NEC Corp
Original Assignee
NEC Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by NEC Corp filed Critical NEC Corp
Priority to JP1106245A priority Critical patent/JPH02284477A/en
Publication of JPH02284477A publication Critical patent/JPH02284477A/en
Pending legal-status Critical Current

Links

Landscapes

  • Light Receiving Elements (AREA)

Abstract

PURPOSE:To apparently reduce a necessary bias voltage to about one-half, and form a semiconductor photodetecting device easy to be used by constituting a driving circuit for ADP bias in a monolithic type, and mounting it on the same package as an ADP chip. CONSTITUTION:When outputs from a buffer Ib1 and a buffer Ib2 are input to a voltage multiplier, the input signal viewed from the voltage multiplier 2 fluctuates in a pulse between voltages VCC and VEE. When +VCC inputs, a transistor TR Q1 turns ON, a TR Q2 turns OFF, a TR Q3 turns OFF, and a TR Q4 turns ON. The charging current flows in the order of Q1 C2 D2 C 3 Q4. At this time, the charging voltage of a capacitor C3 becomes a value wherein the charged voltage of the capacitor C2 is added to the emitter potential of the TR Q1, because the capacitor C2 has been already charged. As a result, a voltage of 2X¦CC-VEE¦ is applied to the capacitor C3. Thereby a bias voltage necessary to a conventional avalanche photo diode ADP can be reduced apparently to about one-half.

Description

【発明の詳細な説明】 〔産業上の利用分野〕 本発明は半導体受光装置に関する。[Detailed description of the invention] [Industrial application field] The present invention relates to a semiconductor light receiving device.

〔従来の技術〕[Conventional technology]

従来の光通信用の半導体受光素子のアバランシェホトタ
イオー1〜(APD)てはアノ−)・、カッ−I・端子
がたな単に出ているのみてあり、また、実際の使用時に
はシリコンAPDの場合には200〜300■ ゲルマ
ニウムA P Dの場合には20〜50V、InGaA
s  APDの場合には50〜80■(使用する時の増
倍率による)て使わさるを得す、高バイアス電圧か必要
であり使いにくい点があった。
The conventional avalanche photodiode (APD) of a semiconductor photodetector for optical communication is simply exposed with its terminals protruding from the avalanche photodiode (APD). 200-300V for germanium APD, 20-50V for InGaA
In the case of s APD, a high bias voltage of 50 to 80 cm (depending on the multiplication factor used) is required, making it difficult to use.

〔発明か解決しようとする課題〕[Invention or problem to be solved]

上述した従来のアバランシェホトタイオー1〜は高バイ
アス電圧が必要であり使いにくいという欠点かあった。
The conventional avalanche photodiodes 1 to 1 described above have the drawback of requiring a high bias voltage and being difficult to use.

〔課題を解決するための手段〕[Means to solve the problem]

本発明の半導体受光装置は、非安定マルチハイフレータ
型の発振回路、前記発振回路の出力端にそれぞれ接続さ
れ互いに相補型に動作する第1のバッファと第2のバッ
ファ、及び前記第1のバッファと第2のバッファの出力
端間の電圧を整流する倍電圧回路を集積した駆動回路チ
ップと、前記駆動回路チップに接続されたアバランシエ
ホトタイオートチップとを含むというものである。
The semiconductor light receiving device of the present invention includes an oscillation circuit of an unstable multi-hyflator type, a first buffer and a second buffer that are respectively connected to the output ends of the oscillation circuit and operate complementary to each other, and the first buffer. and a drive circuit chip that integrates a voltage doubler circuit for rectifying the voltage between the output terminals of the first and second buffers, and an avalanche photo-tire auto chip connected to the drive circuit chip.

〔実施例〕〔Example〕

次に、本発明について図面を参照して説明する。 Next, the present invention will be explained with reference to the drawings.

第1図は本発明の一実施例を示す回路図である。FIG. 1 is a circuit diagram showing an embodiment of the present invention.

インバータ■1とインバータ■2と抵抗RF。Inverter ■1, inverter ■2, and resistor RF.

R1,コンデンサC1からなる帰還回路により非安定マ
ルチバイブレータ型の発振回路1aを構成している。こ
れにより、インバータ■2の出力電圧はほぼ」−■cc
と−1−V Bp、との間てパルス動作をくり返すこと
になる。さらにそのパルス信号(交流信号)をトランジ
スタQ]、、Q2及びC4でそれぞれ構成されたl・−
テムボール型の第1のバッファ1−bl、第2のバッフ
ァ]、 b 2に入力し出力インピータンスの低下を図
る。この場合電圧値としては前段の発振回路の出力と比
較してはとんと変動はない。
A feedback circuit including R1 and capacitor C1 constitutes an unstable multivibrator type oscillation circuit 1a. As a result, the output voltage of inverter ■2 is approximately "-■cc
The pulse operation is repeated between and -1-V Bp. Furthermore, the pulse signal (AC signal) is transmitted to the transistors Q], , Q2 and C4, respectively.
first buffer 1-bl, second buffer of Temball type), b2 to reduce the output impedance. In this case, the voltage value does not change significantly compared to the output of the previous stage oscillation circuit.

また第1のバッファ1 b ]と第2のバッファ1、 
l:+ 2からの出力を倍電圧回路2の入力とする。
In addition, the first buffer 1 b ] and the second buffer 1,
The output from l:+2 is input to the voltage doubler circuit 2.

こうすることにより倍電圧回路2から見た入力信号はほ
ぼ■。CとVEE間でパルス的に変動しておる。例えば
vlが入力される時はQlかオフ、C2かオン、C3が
オン、C4がオフ(Ql〜Q4は全てスイッチンク領域
で動作させる)の状態であり、充電電流がC3→D1→
C2→Q2の順に流れC2を充電することになる。次に
+VCCが入力した時はQlがオン、C2かオフ、C3
かオフ、C4かオンになり充電電流としてはQ]→C2
→D2→C3→Q4の順に流れることになる、この時の
C3の充電電圧は、C2にすてに充電されているため、
Qlのエミック電位にC2の充電電圧を加えたものとな
りほぼ2×1VccV第1の電圧がかかることになる。
By doing this, the input signal seen from the voltage doubler circuit 2 is approximately ■. It fluctuates like a pulse between C and VEE. For example, when vl is input, Ql is off, C2 is on, C3 is on, and C4 is off (Ql to Q4 are all operated in the switching region), and the charging current changes from C3 → D1 →
The power flows in the order of C2→Q2 and charges C2. Next time +VCC is input, Ql is on, C2 is off, C3
is off, C4 is on, and the charging current is Q]→C2
The charging voltage of C3 at this time, which will flow in the order of → D2 → C3 → Q4, is because C2 has already been charged.
This is the sum of the emic potential of Ql and the charging voltage of C2, and a first voltage of approximately 2×1 VccV is applied.

以上の回路を付加することにより従来のAPD用のバイ
アスとして用いた電圧をほぼ半分に低減することか可能
になる。
By adding the above circuit, it becomes possible to reduce the voltage used as a bias for a conventional APD by approximately half.

なお、第2図に以上の駆動回路をモノリシックIC化し
APDチップと共に1種類のチップキャリアに搭載した
時の一例を示す。駆動回路チップ]4上には遮光用コー
テイング膜]3(合成樹脂に黒色粉末を混合して塗布し
たもの)をはとこしである。1.6,1.7.18は出
力端子メタライズ層で出力端子5,6.7に対応してい
る。
Incidentally, FIG. 2 shows an example in which the above-mentioned drive circuit is made into a monolithic IC and mounted on one type of chip carrier together with an APD chip. A light-shielding coating film 3 (synthetic resin mixed with black powder and coated) is placed on the drive circuit chip 4. 1.6, 1.7.18 are output terminal metallized layers corresponding to output terminals 5, 6.7.

〔発明の効果〕〔Effect of the invention〕

以上説明したように本発明はAPDバイアス用の駆動回
路をモノリシックIC化し、APDチップと同しパッケ
ージに組むことにより従来のAPDに必要なバイアス電
圧を見かけ上約半分にし、使用しやすい半導体受光装置
が得られる効果がある。
As explained above, the present invention makes the APD bias drive circuit a monolithic IC and assembles it in the same package as the APD chip, thereby reducing the bias voltage required for conventional APDs by approximately half, making the semiconductor photodetector device easy to use. There is an effect that can be obtained.

12・・VCC電極メタライス層、〕3・・遮光コーチ
インク膜、]4・・・駆動回路チップ、]5・・API
チップ、]、6.17.1.8・・出力端子メタライス
層、19− V cc電極メタライス層、C1,、C2
C5・・・コンデンサ、D]、、C2・・タイオー1〜
、RI  R2,RF・・抵抗、Ql−、C4・・・N
PN)ランジスタ、C2,C3・・P N P l−ラ
ンジスタ。
12... VCC electrode metal rice layer, ]3... Light-shielding coach ink film, ]4... Drive circuit chip, ]5... API
Chip, ], 6.17.1.8... Output terminal metal rice layer, 19-V cc electrode metal rice layer, C1,, C2
C5... Capacitor, D], C2... Taioh 1~
, RI R2, RF...resistance, Ql-, C4...N
PN) transistor, C2, C3...PNP l-transistor.

Claims (1)

【特許請求の範囲】[Claims] 非安定マルチバイブレータ型の発振回路、前記発振回路
の出力端にそれぞれ接続され互いに相補型に動作する第
1のバッファと第2のバッファ、及び前記第1のバッフ
ァと第2のバッファの出力端間の電圧を整流する倍電圧
回路を集積した駆動回路チップと、前記駆動回路チップ
に接続されたアバランシェホトダイオードチップとを含
むことを特徴とする半導体受光装置。
an unstable multivibrator type oscillation circuit, a first buffer and a second buffer each connected to the output terminal of the oscillation circuit and operating in a complementary manner to each other, and between the output terminals of the first buffer and the second buffer; 1. A semiconductor light-receiving device comprising: a drive circuit chip that integrates a voltage doubler circuit for rectifying a voltage; and an avalanche photodiode chip connected to the drive circuit chip.
JP1106245A 1989-04-25 1989-04-25 Semiconductor photodetecting device Pending JPH02284477A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP1106245A JPH02284477A (en) 1989-04-25 1989-04-25 Semiconductor photodetecting device

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP1106245A JPH02284477A (en) 1989-04-25 1989-04-25 Semiconductor photodetecting device

Publications (1)

Publication Number Publication Date
JPH02284477A true JPH02284477A (en) 1990-11-21

Family

ID=14428728

Family Applications (1)

Application Number Title Priority Date Filing Date
JP1106245A Pending JPH02284477A (en) 1989-04-25 1989-04-25 Semiconductor photodetecting device

Country Status (1)

Country Link
JP (1) JPH02284477A (en)

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO2001073978A3 (en) * 2000-03-29 2002-04-04 Infineon Technologies Ag Circuit for a light-sensitive diode
GB2560376A (en) * 2017-03-10 2018-09-12 Toshiba Kk On-Chip Integration of MMIC and single Photon Detectors

Cited By (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO2001073978A3 (en) * 2000-03-29 2002-04-04 Infineon Technologies Ag Circuit for a light-sensitive diode
GB2560376A (en) * 2017-03-10 2018-09-12 Toshiba Kk On-Chip Integration of MMIC and single Photon Detectors
GB2560376B (en) * 2017-03-10 2020-02-12 Toshiba Kk On-Chip Integration of a Bias Tee and a Single Photon Detector
US10680130B2 (en) 2017-03-10 2020-06-09 Kabushiki Kaisha Toshiba On-chip integration of MMIC and single photon detectors
US11177409B2 (en) 2017-03-10 2021-11-16 Kabushiki Kaisha Toshiba On-chip integration of MMIC and single photon detectors

Similar Documents

Publication Publication Date Title
EP1625656B1 (en) Circuit for improved differential amplifier and other applications
JPS6031249B2 (en) Photometric amplifier circuit
JPH08181348A (en) Photoelectric converter
JPH02284477A (en) Semiconductor photodetecting device
JP3214196B2 (en) Light receiving circuit for AV optical space transmission
US5508508A (en) Apparatus for converting optical bipolar signals to optical unipolar signals
JPH1154738A (en) Photodetector/amplifier device
TW202139600A (en) Peak-detector circuit and method for evaluating a peak of a first input voltage
JP2002171142A (en) Photoreceiver
JPS5914739Y2 (en) Digital display circuit in light meter
US4600897A (en) Voltage-controlled oscillator of emitter-coupled astable multivibrator type
JP2844682B2 (en) Light emitting diode drive circuit
JP3410888B2 (en) Optical receiver
JPH0348522A (en) Optical receiver circuit
JP2002344252A (en) Photoelectric current/voltage conversion circuit
RU2058661C1 (en) Photo current amplifier
US4499429A (en) Variable gain control circuit
SU1651371A1 (en) Optical switch
JPS58205312A (en) Optical receiving circuit
JPS62209931A (en) Light receiving circuit
JPH11274861A (en) Current-voltage converting circuit
JP3654737B2 (en) Photoelectric conversion IC
RU1835085C (en) Source of reference voltage
SU1170291A1 (en) Photoreceiving device
JP2789911B2 (en) Level conversion circuit