JPH0227799U - - Google Patents

Info

Publication number
JPH0227799U
JPH0227799U JP10558388U JP10558388U JPH0227799U JP H0227799 U JPH0227799 U JP H0227799U JP 10558388 U JP10558388 U JP 10558388U JP 10558388 U JP10558388 U JP 10558388U JP H0227799 U JPH0227799 U JP H0227799U
Authority
JP
Japan
Prior art keywords
board
front panel
printed circuit
circuit board
vme
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP10558388U
Other languages
Japanese (ja)
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed filed Critical
Priority to JP10558388U priority Critical patent/JPH0227799U/ja
Publication of JPH0227799U publication Critical patent/JPH0227799U/ja
Pending legal-status Critical Current

Links

Description

【図面の簡単な説明】[Brief explanation of the drawing]

第1図はこの考案に係るVME規格ボードにお
けるFG処理構造の一実施例を示す図、第2図、
および第3図は、他の実施例を示す図、第4図は
、従来のVME規格データ伝送システムにおける
VMEボードとラツクの構造を示す図、第5図は
、前面パネルの開口部からFG信号を取り出す図
。 1…基板、2…FG配線、3…基板ホルダー、
4…前面パネル、6…導電シール、7…凹コネク
タ。
FIG. 1 is a diagram showing an example of the FG processing structure in the VME standard board according to this invention, and FIG.
3 shows another embodiment, FIG. 4 shows the structure of the VME board and rack in the conventional VME standard data transmission system, and FIG. 5 shows the FG signal from the opening in the front panel. Figure to take out. 1... Board, 2... FG wiring, 3... Board holder,
4...Front panel, 6...Conductive seal, 7...Concave connector.

Claims (1)

【実用新案登録請求の範囲】 プリント基板の前縁と前面パネルとが互に直交
する状態に取り付けられ、且つプリント基板と前
面パネルとが互に電気的に絶縁されているVME
規格ボードにおいて、 上記プリント基板の少なくとも1つの前角に、
フレームグランド信号用配線パターンを形成し、
該フレームグランド信号用配線パターン上に導電
性の基板ホルダーの一側面を位置させてプリント
基板に取り付けると共に、基板ホルダーの前面に
前面パネルの背面を取り付けたことを特徴とする
VME規格ボードにおけるFG処理構造。
[Claims for Utility Model Registration] A VME in which the leading edge of the printed circuit board and the front panel are installed in a state where they are perpendicular to each other, and the printed circuit board and the front panel are electrically insulated from each other.
In the standard board, on at least one front corner of the printed circuit board,
Form the frame ground signal wiring pattern,
FG processing in a VME standard board characterized in that one side of a conductive board holder is positioned on the wiring pattern for the frame ground signal and attached to the printed board, and the back of the front panel is attached to the front of the board holder. structure.
JP10558388U 1988-08-10 1988-08-10 Pending JPH0227799U (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP10558388U JPH0227799U (en) 1988-08-10 1988-08-10

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP10558388U JPH0227799U (en) 1988-08-10 1988-08-10

Publications (1)

Publication Number Publication Date
JPH0227799U true JPH0227799U (en) 1990-02-22

Family

ID=31338328

Family Applications (1)

Application Number Title Priority Date Filing Date
JP10558388U Pending JPH0227799U (en) 1988-08-10 1988-08-10

Country Status (1)

Country Link
JP (1) JPH0227799U (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO2014064745A1 (en) * 2012-10-22 2014-05-01 三菱電機株式会社 Electronic device and electromagnetic noise control method

Cited By (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO2014064745A1 (en) * 2012-10-22 2014-05-01 三菱電機株式会社 Electronic device and electromagnetic noise control method
JP5881849B2 (en) * 2012-10-22 2016-03-09 三菱電機株式会社 Electronic device and electromagnetic noise countermeasure method
EP2911489A4 (en) * 2012-10-22 2016-06-29 Mitsubishi Electric Corp Electronic device and electromagnetic noise control method
US9655270B2 (en) 2012-10-22 2017-05-16 Mitsubishi Electric Corporation Electronic device and electromagnetic noise control method

Similar Documents

Publication Publication Date Title
JPH0227799U (en)
JPS5855812Y2 (en) Housing for mounting wiring board
JPS58133993U (en) printed wiring board
JPS6127294U (en) Mounting structure of electronic circuit package
JPS61156289U (en)
JPS5993082U (en) Connectors for electronic equipment
JPS5832683U (en) Printed circuit board mounting structure
JPS6057165U (en) Printed circuit board with front panel
JPS6343490U (en)
JPS60137490U (en) Mounting structure of printed board unit
JPS5891115U (en) Instrument structure
JPH0183380U (en)
JPS58132821U (en) Structure of card rack instrument
JPS58489U (en) crate structure
JPS5834294U (en) Sequencer stand unit
JPS6298285U (en)
JPS6251790U (en)
JPS62172076U (en)
JPS6212280U (en)
JPS60163787U (en) control panel
JPS5926274U (en) printed wiring board
JPS58196895U (en) unit
JPS60158787U (en) Grounding structure for electronic circuit unit housing
JPS59115676U (en) Parts mounting board
JPS59119090U (en) Printed board shield structure