JPH0224589A - Correcting circuit of reference level of radar apparatus - Google Patents

Correcting circuit of reference level of radar apparatus

Info

Publication number
JPH0224589A
JPH0224589A JP17449288A JP17449288A JPH0224589A JP H0224589 A JPH0224589 A JP H0224589A JP 17449288 A JP17449288 A JP 17449288A JP 17449288 A JP17449288 A JP 17449288A JP H0224589 A JPH0224589 A JP H0224589A
Authority
JP
Japan
Prior art keywords
circuit
video
clutter
reference level
noise
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP17449288A
Other languages
Japanese (ja)
Inventor
Masaki Fujiki
藤木 正喜
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Mitsubishi Electric Corp
Original Assignee
Mitsubishi Electric Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Mitsubishi Electric Corp filed Critical Mitsubishi Electric Corp
Priority to JP17449288A priority Critical patent/JPH0224589A/en
Publication of JPH0224589A publication Critical patent/JPH0224589A/en
Pending legal-status Critical Current

Links

Landscapes

  • Radar Systems Or Details Thereof (AREA)

Abstract

PURPOSE:To prevent a reference level corrected amount of a video from getting out of order by a method wherein an output of a noise level comparator circuit is not counted when a response due to clutter or the like is discriminated. CONSTITUTION:A video passed through a video amplifier 1 having an offset correction input and digitized by an A/D converter 2 is compared with a reference level set value 4 enabling the detection of noise in a comparator circuit 3, and when there is a video exceeding a reference value, it is detected as a hit. At the same time, the video is compared in a comparator circuit 8 with a clutter reference value 9 which is set corresponding to a large response due to clutter or the like, and the large response due to the clutter or the like is detected. Outputs of the comparator circuits 3 and 8 are supplied to a counter circuit 5 through a gate circuit 10 and a noise level at the time of absence of the clutter or the like is held in a register 6. Based on an output of the register 6, the amplifier 1 corrects an offset value.

Description

【発明の詳細な説明】 〔産業上の利用分野〕 この発明はレーダー装置に関し、特にビデオのレベル変
動補正のための基準レベル補正回路に関するものである
DETAILED DESCRIPTION OF THE INVENTION [Field of Industrial Application] The present invention relates to a radar device, and more particularly to a reference level correction circuit for correcting video level fluctuations.

〔従来の技術〕[Conventional technology]

−JIBに、レーダーのビデオは、基準レベルが変動す
るため、目標検出を最適化するためにはこの基準レベル
の変動を補正する必要がある。
- In JIB, radar video has a varying reference level, and it is necessary to compensate for this variation in reference level in order to optimize target detection.

第3図は従来のレーダー装置の基準レベル補正回路を示
す図であり、図において、lはオフセット補正入力をも
つビデオ増幅器、2はA/D変換器、3はA/D変換出
力と基準値を比較しヒン・トを検出する比較回路、4は
ノイズ・レベル検出のための基準レベル設定回路、5は
ヒツト数を計数するカウンタ回路、6は計数結果を保持
するレジスタ、7は計数結果をアナログのオフセット補
正量に変換するD/A変換回路である。
FIG. 3 is a diagram showing a reference level correction circuit of a conventional radar device. In the figure, l is a video amplifier with an offset correction input, 2 is an A/D converter, and 3 is an A/D conversion output and a reference value. 4 is a reference level setting circuit for noise level detection, 5 is a counter circuit that counts the number of hits, 6 is a register that holds the counting results, and 7 is a register that holds the counting results. This is a D/A conversion circuit that converts into an analog offset correction amount.

次に動作について説明する。Next, the operation will be explained.

増幅器1を通りA/D変換器2によってディジタル化さ
れたビデオをノイズを検出できる基準レベル設定値4と
比較回路3で比較し、基準値を超えるビデオがあった時
、ヒツトとして検出する。
A comparison circuit 3 compares the video passed through the amplifier 1 and digitized by the A/D converter 2 with a reference level setting value 4 capable of detecting noise, and when there is video exceeding the reference value, it is detected as a hit.

このヒントを一定時間毎にカウンタ回路5で計数し、そ
の計数結果をレジスタ6で保持する。
These hints are counted by a counter circuit 5 at regular intervals, and the counting results are held in a register 6.

ビデオの基準レベルが高くなればビデオのノイズ・レベ
ルも高くなり、比較回路3で検出されるヒツト数も多く
なるためレジスタ6で保持する値も大きくなる。
As the video reference level becomes higher, the video noise level also becomes higher and the number of hits detected by the comparator circuit 3 increases, so the value held in the register 6 also increases.

逆にビデオの基準レベルが低くなれば、レジスタ6で保
持する値は小さくなる。そこでこのレジスタ6の出力を
D/A変換器7でアナログに変換することで、ビデオの
基準レベルの高低に追随した基準レベル補正量が得られ
る。
Conversely, as the video reference level becomes lower, the value held in register 6 becomes smaller. Therefore, by converting the output of the register 6 into an analog signal using the D/A converter 7, a reference level correction amount that follows the height of the video reference level can be obtained.

この基準レベル補正量を、ビデオの増幅器lに入力する
ことでビデオの基準レベルの変動を補正している。
By inputting this reference level correction amount to the video amplifier l, fluctuations in the video reference level are corrected.

〔発明が解決しようとする課題〕[Problem to be solved by the invention]

従来のビデオ基準レベル補正回路は以上のように構成さ
れているので、クラ7タによる応答や妨害波等が入った
場合、正常なオフセ−/ )補正量が得られず、ビデオ
の基準レベルをさらに悪くするという問題点があった。
Conventional video reference level correction circuits are configured as described above, so if there is a response from a clutter or an interference wave, a normal offset/) correction amount cannot be obtained and the video reference level cannot be adjusted. There was a problem of making things even worse.

この発明は、上記のような問題点を解消するためになさ
れたもので、ノイズに比べて極端に大きなりラブダ等の
入力があった場合も、ビデオの基準レベル補正を正常に
行なうことのできるレーダー装置の基準レベル補正回路
を得ることを目的とする。
This invention was made to solve the above-mentioned problems, and it is possible to correctly correct the video reference level even when there is an input that is extremely large compared to noise, such as noise. The purpose is to obtain a reference level correction circuit for radar equipment.

また、この発明は、ノイズに比べてあまり大きくないク
ラッタ等の入力があった場合や、幅の広いクラッタ等の
入力があった場合において、その影響によるビデオの基
準レベル補正の誤差を小さくすることのできるレーダー
装置の基準レベル補正回路を得ることを目的とする。
Furthermore, the present invention is capable of reducing errors in video standard level correction due to the influence of input such as clutter, which is not very large compared to noise, or when input of wide clutter, etc. The purpose of this invention is to obtain a reference level correction circuit for a radar device that can perform the following steps.

〔課題を解決するための手段〕[Means to solve the problem]

この発明に係るレーダー装置の基準レベル補正回路は、
従来回路に、クラッタ等による応答を識別する基準値と
、それにもとすく比較回路と、その比較結果に応じてノ
イズ・レベルの比較回路の出力をゲートするゲート回路
とを付加したものである。
The reference level correction circuit for a radar device according to the present invention includes:
This circuit adds a reference value for identifying a response due to clutter, a comparison circuit, and a gate circuit to gate the output of the noise level comparison circuit in accordance with the comparison result.

また、この発明に係るレーダー装置の基準レベル補正回
路は、上記のものにおいて、計数結果を保持するレジス
タに、加重平均回路を付加したものである。
Further, the reference level correction circuit for a radar device according to the present invention is the above-described one in which a weighted average circuit is added to the register that holds the counting results.

〔作用〕[Effect]

この発明においては、クラッタや妨害波等によるノイズ
に比べて大きな応答に対しては計数を行わないため計数
結果が大きくならず、ビデオの基準レベル補正量が大き
く狂うことを防止することができる。
In the present invention, since no counting is performed for responses that are larger than noises caused by clutter, interference waves, etc., the counting results do not become large, and it is possible to prevent the video reference level correction amount from being greatly deviated.

また、この発明においては、計数結果を保持するレジス
タに加重平均回路を付加と7たので、広い幅をもつクラ
ッタによっては計数を行なわなくしだことにより逆に計
数結果が小さくなりすぎる場合やクラッタによる応答が
ノイズに比べてそれ程大きくない場合に発生する計数結
果の誤差を、計数結果を加重平均することにより小さく
することができる。
In addition, in this invention, a weighted average circuit is added to the register that holds the counting results. Therefore, depending on the clutter that has a wide width, the counting result may become too small due to not counting or due to the clutter. Errors in the counting results that occur when the response is not so large compared to the noise can be reduced by weighted averaging the counting results.

〔実施例〕〔Example〕

以下、この発明の一実施例を図について説明する。 An embodiment of the present invention will be described below with reference to the drawings.

第1図において、1〜7は上記従来装置と全く同一のも
のである。9はノイズに比べ大きなりラック等の応答を
検出するためのクラ7り・レベル設定回路、8はA/D
変換出力とクラッタ・レベル設定回路9よりのクラッタ
基準値を比較する比較回路、10はクラッタ等の応答に
よるヒ・ノドを落とすゲート回路である。
In FIG. 1, numerals 1 to 7 are exactly the same as the conventional device described above. 9 is a loudspeaker/level setting circuit for detecting responses from racks, etc. that are larger than noise; 8 is an A/D
A comparator circuit compares the converted output with the clutter reference value from the clutter level setting circuit 9, and 10 is a gate circuit that reduces noise caused by responses to clutter and the like.

上記のように構成されたレーダー装置の基準レベル補正
回路においては、クラフタ等のノイズに比べ大きな応答
は、これを検出できるレベルに設定されたクラッタ基準
値9と比較回路8によって検出される。このときクラッ
タ基準値9より小さいレベルをもつノイズの基準値4に
よるヒツトも比較回路3で検出されるが、このヒントは
ゲート回路10によって落とす。このため、クラッタ等
のノイズに比べ大きな応答によるヒツトでは、カウンタ
回路5は動作しない。
In the reference level correction circuit of the radar device configured as described above, a response larger than noise such as clutter is detected by the clutter reference value 9 and the comparison circuit 8, which are set at a level that can detect this response. At this time, a hit due to the noise reference value 4 having a level lower than the clutter reference value 9 is also detected by the comparator circuit 3, but this hint is dropped by the gate circuit 10. Therefore, the counter circuit 5 does not operate in the case of a hit with a response larger than noise such as clutter.

このように、クラッタ等のノイズに比べ大きな応答によ
っては基準レベル補正量を変化させないことにより、適
正な基準レベル補正を行なうことが出来る。
In this way, by not changing the reference level correction amount due to a response larger than noise such as clutter, it is possible to perform appropriate reference level correction.

さて、この実施例では、クラッタ量基準値9よりも小さ
いクラッタ等の応答があった場合には、この発明による
効果がなく、また幅の広いクラッタ等の場合には、この
間全くカウンタ回路が動作しないため、このゲラフタが
ない場合よりも計数結果が小さくなることとなる。
In this embodiment, if there is a response such as clutter that is smaller than the clutter amount reference value 9, the present invention has no effect, and in the case of wide clutter, etc., the counter circuit does not operate at all during this period. Therefore, the counting result will be smaller than if there were no gelafta.

第2図はこの発明の第2の実施例によるレーダー装置の
基準レベル補正回路を示111.11はこれらの影響を
小さくするための、計数結果を加重平均する加重平均回
路であり、これは計数結果を1/Nにする乗算回路12
と、加算回路13と、平均値を保持するレジスタ6と、
前回の平均値を(N−1)/Nにする乗算回路14とか
ら構成される。
FIG. 2 shows a reference level correction circuit for a radar device according to a second embodiment of the present invention. Reference numeral 111.11 is a weighted average circuit that weights and averages the counting results in order to reduce these influences. Multiplication circuit 12 that reduces the result to 1/N
, an adder circuit 13, a register 6 that holds the average value,
A multiplication circuit 14 that converts the previous average value to (N-1)/N.

本実施例では加重平均回路11により今回の計数結果は
1/N、前回の計数結果はl/Nx(N−1)/N、前
々回の計数結果は1/NX ((N−1)/N)”とい
うように重みづけをおこなったものの和が平均値として
現れるため、小さなりラック等による影響は1/Nに抑
えられる。
In this embodiment, the weighted average circuit 11 calculates the current count result as 1/N, the previous count result as l/Nx (N-1)/N, and the count result as before the previous time as 1/NX ((N-1)/N )", the sum of the weighted values appears as an average value, so the influence of small racks, etc. can be suppressed to 1/N.

〔発明の効果〕〔Effect of the invention〕

以上のようにこの発明によれば、ノイズに比べ大きなり
ラック等によるヒツトを除去するようにしたので、これ
によるビデオの基準レベル補正量が大きく狂うことを防
止できる効果がある。
As described above, according to the present invention, since hits caused by racks and the like which are larger than noise are removed, it is possible to prevent the video reference level correction amount from being greatly deviated due to this.

またこの発明によれば、加重平均回路を付加するように
したので、小さなりラック等によるシデオの基準レベル
補正量の誤差を小さくできる効果がある。
Further, according to the present invention, since a weighted average circuit is added, it is possible to reduce the error in the side reference level correction amount due to a small rack or the like.

【図面の簡単な説明】[Brief explanation of the drawing]

第1図はこの発明の一実施例によるレーダー装置の基準
レベル補正回路を示す回路図、第2図はこの発明の第2
の実施例を示す回路図、第3図は従来のビデオ基準レベ
ル補正回路の回路図である。 図において、1は増幅器、2はA / D変換器、3は
比較回路、4はノイズ基準値、5はカウンタ回路、6は
レジスタ、7はD/A変換器、8は比較回路、9はクラ
ッタ基準値、10はゲート回路、11は加重平均回路、
12は1/N乗算回路、13は加算回路、14は(N−
1)/N乗算回路である。 なお、図中、同一符号は同−又は相当部分を示す。
FIG. 1 is a circuit diagram showing a reference level correction circuit of a radar device according to an embodiment of the present invention, and FIG.
FIG. 3 is a circuit diagram of a conventional video reference level correction circuit. In the figure, 1 is an amplifier, 2 is an A/D converter, 3 is a comparison circuit, 4 is a noise reference value, 5 is a counter circuit, 6 is a register, 7 is a D/A converter, 8 is a comparison circuit, and 9 is a Clutter reference value, 10 is a gate circuit, 11 is a weighted average circuit,
12 is a 1/N multiplication circuit, 13 is an addition circuit, and 14 is (N-
1)/N multiplication circuit. In addition, in the figures, the same reference numerals indicate the same or corresponding parts.

Claims (2)

【特許請求の範囲】[Claims] (1)レーダー装置の基準レベル補正装置において、 レーダーのアナログ・ビデオをディジタルに変換するA
/D変換回路と、 ビデオのノイズ・レベルと基準値を比較する比較回路と
、 ビデオのクラッタを基準値と比較し、検出する比較回路
と、 クラッタがないときのノイズによるヒットのみを計数す
るカウンタ回路と、 その計数結果をアナログの基準レベル補正量に変換し、
レーダービデオの増巾器に加えるD/A変換器とを備え
たレーダー装置の基準レベル補正回路。
(1) A for converting radar analog video into digital in the standard level correction device of radar equipment.
/D conversion circuit, a comparison circuit that compares the video noise level and a reference value, a comparison circuit that compares video clutter with the reference value and detects it, and a counter that counts only hits due to noise when there is no clutter. circuit, converts the counting results into analog reference level correction amount,
A reference level correction circuit for a radar device comprising a radar video amplifier and a D/A converter.
(2)レーダー装置の基準レベル補正装置において、 レーダーのアナログ・ビデオをディジタルに変換するA
/D変換回路と、 ビデオのノイズ・レベルと基準値を比較する比較回路と
、 ビデオのクラッタを基準値と比較し、検出する比較回路
と、 クラッタがないときのノイズによるヒットのみを計数す
るカウンタ回路と、 その計数結果を加重平均する加重平均回路と、その出力
をアナログの基準レベル補正量に変換し、レーダービデ
オの増巾器に加えるD/A変換器とを備えたレーダー装
置の基準レベル補正回路。
(2) A for converting radar analog video into digital in the standard level correction device of radar equipment.
/D conversion circuit, a comparison circuit that compares the video noise level and a reference value, a comparison circuit that compares video clutter with the reference value and detects it, and a counter that counts only hits due to noise when there is no clutter. A reference level for a radar device that includes a circuit, a weighted average circuit that weights and averages the counting results, and a D/A converter that converts the output into an analog reference level correction amount and adds it to a radar video amplifier. correction circuit.
JP17449288A 1988-07-12 1988-07-12 Correcting circuit of reference level of radar apparatus Pending JPH0224589A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP17449288A JPH0224589A (en) 1988-07-12 1988-07-12 Correcting circuit of reference level of radar apparatus

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP17449288A JPH0224589A (en) 1988-07-12 1988-07-12 Correcting circuit of reference level of radar apparatus

Publications (1)

Publication Number Publication Date
JPH0224589A true JPH0224589A (en) 1990-01-26

Family

ID=15979436

Family Applications (1)

Application Number Title Priority Date Filing Date
JP17449288A Pending JPH0224589A (en) 1988-07-12 1988-07-12 Correcting circuit of reference level of radar apparatus

Country Status (1)

Country Link
JP (1) JPH0224589A (en)

Similar Documents

Publication Publication Date Title
US5006851A (en) Analog-to-digital converting system
JPH05207523A (en) Method and device for detecting dtmf signal
WO2003088648A1 (en) Motion detector, image processing system, motion detecting method, program, and recording medium
US5852566A (en) Apparatus for reducing quantization distortion
JP3918561B2 (en) Black level correction apparatus and black level correction method
CA2037527A1 (en) Error correction system capable of correcting an error in a packet header by the use of a reed-solomon code
JPH0224589A (en) Correcting circuit of reference level of radar apparatus
EP0144143A2 (en) Circuit arrangement for adjusting sound volume
KR100386485B1 (en) Transmission system with improved sound
JPH07294628A (en) Signal processor
US6252983B1 (en) Histogram generator
JPS635697A (en) Howling suppressing method
SE424126B (en) BIG detector circuit
JP2798562B2 (en) Signal correction circuit
KR100386489B1 (en) Transmission system, terminal and detector with improved tone and detection method
US7031412B2 (en) Digital signal processing apparatus
KR100299247B1 (en) Pulse signal analysis apparatus
JP3068034B2 (en) Frequency detector
JPH0410776B2 (en)
JPH06303690A (en) Microphone equipment
JPH05203726A (en) Radar signal processor
JPH0415585A (en) Underwater acoustic signal detecting system
US6107945A (en) Correlated sampled area detector
JP3152320B2 (en) Clamp level correction device
JPH05211528A (en) Digital tone receiver