JPH02208722A - Pseudo fifo memory - Google Patents
Pseudo fifo memoryInfo
- Publication number
- JPH02208722A JPH02208722A JP1028621A JP2862189A JPH02208722A JP H02208722 A JPH02208722 A JP H02208722A JP 1028621 A JP1028621 A JP 1028621A JP 2862189 A JP2862189 A JP 2862189A JP H02208722 A JPH02208722 A JP H02208722A
- Authority
- JP
- Japan
- Prior art keywords
- read
- large capacity
- fifo
- address
- data
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Abstract
PURPOSE: To artificially realize the FIFO of a large capacity by using a large capacity RAM by constituting this FIFO memory so that data written from an input data bus is read out of an output data bus in the order of write without executing an address control from the outside.
CONSTITUTION: As for a read-out address, since a read-out pulse signal RD inputted to a terminal 22 is inputted to a read-out address counter 14 through an AND gate 16, this read-out address counter 14 is counted up automatically, and data can be read out of a new address at any time. In such a manner, data can be read out successively from a random access memory 6. Accordingly, the FIFO of a large capacity can be realized artificially and easily by using a large capacity RAM being on the market.
COPYRIGHT: (C)1990,JPO&Japio
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP1028621A JPH02208722A (en) | 1989-02-09 | 1989-02-09 | Pseudo fifo memory |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP1028621A JPH02208722A (en) | 1989-02-09 | 1989-02-09 | Pseudo fifo memory |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| JPH02208722A true JPH02208722A (en) | 1990-08-20 |
Family
ID=12253622
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP1028621A Pending JPH02208722A (en) | 1989-02-09 | 1989-02-09 | Pseudo fifo memory |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPH02208722A (en) |
-
1989
- 1989-02-09 JP JP1028621A patent/JPH02208722A/en active Pending
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| JPS60115094A (en) | Dynamic random access memory device | |
| JPH03237680A (en) | Semiconductor memory device | |
| JPS56137585A (en) | Semiconductor dynamic memory | |
| JPS62248388A (en) | Picture processor | |
| JPH02208722A (en) | Pseudo fifo memory | |
| JPS613256A (en) | Memory test system | |
| JPS6167140A (en) | Program storage memory | |
| JPS57195374A (en) | Sequential access storage device | |
| JPH02158996A (en) | Triple port graphic buffer | |
| JPH02202655A (en) | Storage device | |
| JPH0291881A (en) | Semiconductor storage device | |
| JPS57147183A (en) | Shift register | |
| JPH02153444A (en) | Memory control circuit | |
| JPS58159293A (en) | Memory element control system | |
| JPH02252188A (en) | Data input/output method for memory card | |
| JPH0261719A (en) | Memory device | |
| JPS61153730A (en) | Data buffer device | |
| JPS5541503A (en) | Data buffer for input/output device | |
| JPS62211775A (en) | Memory device | |
| JPS62173689A (en) | Storage device | |
| JPH0287396A (en) | Semiconductor storage device | |
| JPS6369088A (en) | Input/output controller for random access memory | |
| JPH03259498A (en) | Eeprom write circuit | |
| JPH01251242A (en) | Output data recorder and input data recorder | |
| JPS58100293A (en) | Semiconductor storage element |