JPH02202728A - Line equalizing system - Google Patents

Line equalizing system

Info

Publication number
JPH02202728A
JPH02202728A JP2085289A JP2085289A JPH02202728A JP H02202728 A JPH02202728 A JP H02202728A JP 2085289 A JP2085289 A JP 2085289A JP 2085289 A JP2085289 A JP 2085289A JP H02202728 A JPH02202728 A JP H02202728A
Authority
JP
Japan
Prior art keywords
signal
line
level
line equalization
circuit
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP2085289A
Other languages
Japanese (ja)
Inventor
Tatsuyoshi Hamada
浜田 樹欣
Shigeru Fujimoto
藤本 繁
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
NEC Corp
NEC Engineering Ltd
Original Assignee
NEC Corp
NEC Engineering Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by NEC Corp, NEC Engineering Ltd filed Critical NEC Corp
Priority to JP2085289A priority Critical patent/JPH02202728A/en
Publication of JPH02202728A publication Critical patent/JPH02202728A/en
Pending legal-status Critical Current

Links

Landscapes

  • Cable Transmission Systems, Equalization Of Radio And Reduction Of Echo (AREA)

Abstract

PURPOSE:To reduce the constitution of a circuit, and also, to decrease the fault rate by providing a level detecting part, a deciding part, a line equalization adjusting part and an identifying part, bringing automatically an input signal to the identifying circuit to optimum correction and sending it out. CONSTITUTION:As for an input signal 2 inputted to a terminal 1, a line loss is generated due to a signal speed, etc., and its level is varied. A level detecting part 3 detects the level of the signal 2 and outputs a level result signal 4 to a deciding part 5. The deciding part 5 does not cause a malfunction by some level fluctuation since it has a hysteresis characteristic, and outputs a line equalization value deciding signal 6 to a line equalization adjusting part 7. The adjusting part 7 adjusts a line equalization value of the signal 2 and outputs a line equalizing signal 8 to an identifying circuit 9. The circuit 9 compares the inputted signal 8 and a constant reference voltage, but since the signal 8 is adjusted by the adjusting part 7, even if an input data level is varied due to a line loss, it is identified without causing a read error, and a contents processing signal 10 is outputted. In such a way, an optimum correction of the input signal is automatized, and the reduction of the constitution and the decrease of a fault rate can be executed.

Description

【発明の詳細な説明】 〔産業上の利用分野〕 この発明は信号速度、配線長または線材による線路損を
自動的に最適補正する線路等化方式に関する。
DETAILED DESCRIPTION OF THE INVENTION [Field of Industrial Application] The present invention relates to a line equalization method that automatically and optimally corrects line loss due to signal speed, line length, or wire material.

〔従来の技術〕[Conventional technology]

従来、この種の線路等化方式は識別閾値を数種用意して
おき、この識別閾値を切換えて線路損を補正する識別閾
値切換方式、ピーク値検出回路。
Conventionally, this type of line equalization method has prepared several types of identification thresholds, and has used an identification threshold switching method and a peak value detection circuit that correct line loss by switching the identification thresholds.

自動利得制御回路(AGC)および可変等化増幅回路な
どを組合せて、線路損を補正する可変等化増幅方式が提
案されている。
A variable equalization amplification method has been proposed that corrects line loss by combining an automatic gain control circuit (AGC), a variable equalization amplification circuit, and the like.

〔発明が解決しようとする課題〕[Problem to be solved by the invention]

上述した従来の線路等化方式、特に識別閾値切換方式は
その識別閾値を調整しなけれはならない。
The above-mentioned conventional line equalization methods, especially the discrimination threshold switching method, require adjustment of their discrimination thresholds.

また、可変等化増幅方式は自動利得制御回路や可変等化
増幅回路が増大するなどの欠点がある。
Further, the variable equalization amplification method has drawbacks such as an increase in the number of automatic gain control circuits and variable equalization amplification circuits.

〔課題を解決するための手段〕[Means to solve the problem]

この発EIliK係る線路等化方式は、入力信号のレベ
ルを検出してレベル検出結果信号を出力するレベル検出
手段と、このレベル検出結果信号より線路等化値判定信
号を出力する判定手段と、この線路等化値判定信号によ
り入力信号の線路等化値を111111て線路等化信号
を出力する識別手段とを有している。
The line equalization method according to this output signal includes: a level detecting means for detecting the level of an input signal and outputting a level detection result signal; a determining means for outputting a line equalization value judgment signal from the level detection result signal; and identification means for determining the line equalization value of the input signal using the line equalization value determination signal and outputting a line equalization signal.

【作用〕[Effect]

仁の発明の線路等化方式は、線路等化値を数段階程度に
切換えることKより十分に対応することができる。
The line equalization method of Jin's invention can more fully cope with the problem than by switching the line equalization value in several stages.

〔実施例〕〔Example〕

図はこの発明に係る線路等化方式の一実施例を示すブロ
ック図である。同図において、1捻線路長によってレベ
ルが変化する入力信号2が入力する端子、3はピーク検
波等の機能を備え、端子1に入力する入力信号2のレベ
ルを検出してレベル検出結果信号4を出力するレベル検
出部、5はこのレベル検出結果信号4の入力により動作
し線路等化値判定信号6を出力するヒステリシス特性を
備えた判定部、Tはこの線路等化値判定信号6の入力に
よ)入力信号2の線路等化値をa*Uするものであシ、
例えば線路長が長くそのため入力信号20レベルが小さ
いときKは線路等化値判定信号6により線路等化値を小
さくシ、逆KM路長が短かく入力信号20レベルが大き
いときKは線路等化値判定信号6によ)線路等化値を大
きくするように動作し線路等化信号8を出力する線路醇
化調整部、9は入力する線路等化信号8と一定のり7ア
レンス電圧とを比較して内部処理用信号10を出力する
ラインレシーバなどの識別回路である。
The figure is a block diagram showing an embodiment of the line equalization method according to the present invention. In the same figure, a terminal 3 receives an input signal 2 whose level changes depending on the length of the twisted line, and a terminal 3 has a function such as peak detection, detects the level of the input signal 2 input to the terminal 1, and outputs a level detection result signal 4. 5 is a determination unit having a hysteresis characteristic that operates upon input of this level detection result signal 4 and outputs a line equalization value judgment signal 6; T is an input of this line equalization value judgment signal 6; ) The line equalization value of input signal 2 is a*U,
For example, when the line length is long and therefore the input signal 20 level is small, K will reduce the line equalization value by the line equalization value judgment signal 6, and when the inverse KM path length is short and the input signal 20 level is large, K will equalize the line. A line equalization adjustment section operates to increase the line equalization value (according to the value judgment signal 6) and outputs a line equalization signal 8, and 9 compares the input line equalization signal 8 with a constant voltage 7 This is an identification circuit such as a line receiver that outputs a signal 10 for internal processing.

次に上記構成による線路等化方式の動作について説明す
る。まず、端子IK、入力する入力信号2は信号速度、
配線長または線材により線路損が生じレベルが変化する
。そして、レベル検出部3はとの入力信号20レベルを
検出してレベル検出結果信号4を判定部5に出力する。
Next, the operation of the line equalization method with the above configuration will be explained. First, terminal IK, the input signal 2 to be input is the signal speed,
Line loss occurs depending on the wiring length or wire material, and the level changes. The level detection section 3 detects the level of the input signal 20 and outputs a level detection result signal 4 to the determination section 5.

この判定部5はレベル検出結果信号40入力により動作
するが、ヒステリシス特性を持っているので、入力信号
2の多少の変動に対しては誤動作せず、線路等化値判定
信号6を線路等化調整部7に出力する。この丸め、線路
等化調整部Tは上述したように線路等化値判定信号6に
よ少入力信号20線路等化値を調整して線路等化信号8
を識別回路9に出力する。
This determination unit 5 operates based on the input of the level detection result signal 40, but since it has hysteresis characteristics, it does not malfunction even with slight fluctuations in the input signal 2, and the line equalization value determination signal 6 is equalized. It is output to the adjustment section 7. As described above, the line equalization adjustment unit T adjusts the input signal 20 and the line equalization value to the line equalization value determination signal 6, and adjusts the line equalization value to the line equalization signal 8.
is output to the identification circuit 9.

との線路等化方法としては低い信号速度(2Mb/m以
下)では線路等化を線路長に対して連続的に行なう必要
はなく、例えば2段階程度Kf特を補正できれば実用的
Kit問題にならない。また、補正の方法も増幅器の!
特を変化させて行なう方法、または2種各々異なる固定
f特補正器を切シ換えてもよい。そして、識別回路Sは
入力する線路等化信号8と一定のリファレンス電圧とを
比較するが・この線路等化信号8は線路醇化調整部7に
より調整されているので、線路損によって入力デ〒クレ
ペルが変わっても読み誤ることなく識別し、内部処理信
号10を出力する。
As for the line equalization method, at low signal speeds (2 Mb/m or less), it is not necessary to perform line equalization continuously on the line length, and if the Kf characteristic can be corrected in two steps, for example, it will not be a problem for practical kits. . Also, the correction method is also based on the amplifier!
It is also possible to perform this by changing the f-characteristic, or by switching between two different types of fixed f-characteristic correctors. Then, the identification circuit S compares the input line equalization signal 8 with a constant reference voltage. Since this line equalization signal 8 has been adjusted by the line thickening adjustment section 7, the input voltage level is changed depending on the line loss. Even if the signal changes, it is identified without misreading and an internally processed signal 10 is output.

〔発明の効果〕〔Effect of the invention〕

以上詳細に説明したように1この発明に係る線路等化方
式によればレベル検出部1刺定部、線路等化調整部、a
!別開回路どを組み合わせることにより、自動的VCR
別回路への入力信号を最適補正して送出でき構成回路を
縮小化することができるうえ、故障率も低減することが
できる効果がある。
As explained in detail above, according to the line equalization method according to the present invention, the level detection section 1 stabilization section, the line equalization adjustment section a
! By combining a separate open circuit etc., automatic VCR
The input signal to another circuit can be optimally corrected and sent out, the constituent circuits can be downsized, and the failure rate can also be reduced.

【図面の簡単な説明】[Brief explanation of the drawing]

図はこの発明に係る線路等化方式の一実施例を示すブロ
ック図である。 1e・・@端子、2・・争・入力端子、3・・・−レベ
ル検ttl、4・・−1しベル検出結果a号、5・・・
・判定部、6・・611線路等化値判定信号、1・・φ
・線路等化tin部、8・曇・Φ線路等化信号、9・・
・・識別回路。
The figure is a block diagram showing an embodiment of the line equalization method according to the present invention. 1e... @ terminal, 2... conflict/input terminal, 3...-level detection ttl, 4...-1 and bell detection result No. a, 5...
・Judgment unit, 6...611 line equalization value judgment signal, 1...φ
・Line equalization tin part, 8・Cloudy・Φ line equalization signal, 9...
...Identification circuit.

Claims (1)

【特許請求の範囲】[Claims] デイジタル通信方式の線路等化方式において、入力信号
のレベルを検出してレベル検出結果信号を出力するレベ
ル検出手段と、このレベル検出結果信号より線路等化値
判定信号を出力する判定手段と、この線路等化値判定信
号により入力信号の線路等化値を調整して線路等化信号
を出力する識別手段とを備えたことを特徴とする線路等
化方式。
A line equalization method of a digital communication system includes a level detection means for detecting the level of an input signal and outputting a level detection result signal, a determination means for outputting a line equalization value judgment signal from this level detection result signal, and 1. A line equalization method comprising: identification means for adjusting a line equalization value of an input signal using a line equalization value determination signal and outputting a line equalization signal.
JP2085289A 1989-02-01 1989-02-01 Line equalizing system Pending JPH02202728A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP2085289A JPH02202728A (en) 1989-02-01 1989-02-01 Line equalizing system

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP2085289A JPH02202728A (en) 1989-02-01 1989-02-01 Line equalizing system

Publications (1)

Publication Number Publication Date
JPH02202728A true JPH02202728A (en) 1990-08-10

Family

ID=12038629

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2085289A Pending JPH02202728A (en) 1989-02-01 1989-02-01 Line equalizing system

Country Status (1)

Country Link
JP (1) JPH02202728A (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH04504735A (en) * 1989-10-06 1992-08-20 アライド―シグナル・インコーポレーテッド Azeotrope-like composition of dichloropentafluoropropane and a hydrocarbon containing 6 carbon atoms

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH04504735A (en) * 1989-10-06 1992-08-20 アライド―シグナル・インコーポレーテッド Azeotrope-like composition of dichloropentafluoropropane and a hydrocarbon containing 6 carbon atoms

Similar Documents

Publication Publication Date Title
EP0972347B1 (en) Serial digital data communications receiver with automatic cable equalizer, agc system, and dc restorer
US5796778A (en) Receiver circuit having adaptive equalizer with characteristics determined by signal envelope measurement and method therefor
US7489740B2 (en) Receiver with baseline wander compensation
US3798576A (en) Automatic equalization method and apparatus
US5048091A (en) Talker speech level control circuit for telephone transmitter by piezoelectric conversion
US4246582A (en) Full duplex transceiver comprising hybrid coil and automatic impedance adjustment means
US5402444A (en) Synchronous data interface circuit and method of equalizing synchronous digital data therefor
US4352190A (en) Device for automatic equalization of electrical data transmission channels
JPH02202728A (en) Line equalizing system
US3205442A (en) Automatic adjustable equalizer for signal amplitude variations
WO2002037767A1 (en) Data communication system for compensating the attenuation of transmission signal
JP3568680B2 (en) Automatic threshold control circuit and optical receiver
JP2826335B2 (en) Track equalizer
JPH07235849A (en) Automatic gain control circuit for digital baseband line equalizer
KR960011409B1 (en) Automatic gain control system for voice signal
CN1059298C (en) Audio amplifier
JPH0117854Y2 (en)
EP1445903A2 (en) Serial digital data communications receiver with improved automatic cable equalizer and DC restorer
JPH07336274A (en) Automatic equalizer
JPH02288640A (en) Optical reception circuit
CA2283916A1 (en) Serial digital data communications receiver with improved automatic cable equalizer, agc systems and dc restorer
JPH043532A (en) Agc control circuit
JPH0511686B2 (en)
JPH0583164A (en) Reception circuit for transmission signal
JPH08163006A (en) Automatic equalizer