JPH02143843U - - Google Patents
Info
- Publication number
- JPH02143843U JPH02143843U JP5121889U JP5121889U JPH02143843U JP H02143843 U JPH02143843 U JP H02143843U JP 5121889 U JP5121889 U JP 5121889U JP 5121889 U JP5121889 U JP 5121889U JP H02143843 U JPH02143843 U JP H02143843U
- Authority
- JP
- Japan
- Prior art keywords
- input
- input buffer
- circuit
- internal circuit
- level
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
- 239000000872 buffer Substances 0.000 claims description 6
- 238000010586 diagram Methods 0.000 description 3
Landscapes
- Logic Circuits (AREA)
Description
第1図は本考案の実施例を示すブロツク図、第
2図は第1図に示すレベル保持回路の具体例を示
す図、第3図は第1図に示す入力バツフア周辺の
構成を示す図、第4図は電源オフ時の状態変化を
示すタイミングチヤートである。
1……入力バツフア、2……レベル保持回路。
FIG. 1 is a block diagram showing an embodiment of the present invention, FIG. 2 is a diagram showing a specific example of the level holding circuit shown in FIG. 1, and FIG. 3 is a diagram showing the configuration around the input buffer shown in FIG. 1. , FIG. 4 is a timing chart showing state changes when the power is turned off. 1...Input buffer, 2...Level holding circuit.
Claims (1)
、ゲート信号によつて入力信号と内部回路とを電
気的に絶縁する入力バツフアと、電源の状態を監
視し瞬時に高負荷がかかつたことを検出して上記
入力バツフアをゲートし、内部回路の入力レベル
を安定化するレベル保持回路とを具備することを
特徴とするゲートアレイのラツシユ電流制御回路
。 There is an input buffer that buffers input signals coming from the outside and electrically isolates the input signal from the internal circuit using a gate signal, and an input buffer that monitors the status of the power supply and instantly detects when a high load is applied. A gate array rush current control circuit comprising a level holding circuit that gates the input buffer and stabilizes the input level of the internal circuit.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP5121889U JPH02143843U (en) | 1989-04-28 | 1989-04-28 |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP5121889U JPH02143843U (en) | 1989-04-28 | 1989-04-28 |
Publications (1)
Publication Number | Publication Date |
---|---|
JPH02143843U true JPH02143843U (en) | 1990-12-06 |
Family
ID=31570454
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP5121889U Pending JPH02143843U (en) | 1989-04-28 | 1989-04-28 |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPH02143843U (en) |
-
1989
- 1989-04-28 JP JP5121889U patent/JPH02143843U/ja active Pending
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JPH02143843U (en) | ||
JPS63173979U (en) | ||
JPH01113533U (en) | ||
JPH02108230U (en) | ||
JPH0396042U (en) | ||
JPH0443055U (en) | ||
JPS62129864U (en) | ||
JPH02143628U (en) | ||
JPS63175867U (en) | ||
JPS59187027U (en) | switch circuit | |
JPH033002U (en) | ||
JPS60132041U (en) | transmitter protection device | |
JPH01138103U (en) | ||
JPH01162392U (en) | ||
JPS6178313U (en) | ||
JPS63147035U (en) | ||
JPH0330162U (en) | ||
JPS62164694U (en) | ||
JPH0186000U (en) | ||
JPH0482752U (en) | ||
JPH02133681U (en) | ||
JPH01135588U (en) | ||
JPH0325956U (en) | ||
JPH03116441U (en) | ||
JPH03107726U (en) |