JPH02143659U - - Google Patents
Info
- Publication number
- JPH02143659U JPH02143659U JP4966189U JP4966189U JPH02143659U JP H02143659 U JPH02143659 U JP H02143659U JP 4966189 U JP4966189 U JP 4966189U JP 4966189 U JP4966189 U JP 4966189U JP H02143659 U JPH02143659 U JP H02143659U
- Authority
- JP
- Japan
- Prior art keywords
- processor
- slave
- interrupt
- master processor
- master
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Landscapes
- Multi Processors (AREA)
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP4966189U JPH02143659U (https=) | 1989-04-28 | 1989-04-28 |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP4966189U JPH02143659U (https=) | 1989-04-28 | 1989-04-28 |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| JPH02143659U true JPH02143659U (https=) | 1990-12-05 |
Family
ID=31567548
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP4966189U Pending JPH02143659U (https=) | 1989-04-28 | 1989-04-28 |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPH02143659U (https=) |
-
1989
- 1989-04-28 JP JP4966189U patent/JPH02143659U/ja active Pending
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CA2118662A1 (en) | Memory Controller Having All Dram Address and Control Signals Provided Synchronously from a Single Device | |
| US5862375A (en) | System for effecting communications between a computing device and a plurality of peripheral devices | |
| JPH02143659U (https=) | ||
| JPH02143660U (https=) | ||
| JPS6368054U (https=) | ||
| JPH0114616B2 (https=) | ||
| JPH0284955U (https=) | ||
| JPH02108142U (https=) | ||
| JPS63179548U (https=) | ||
| JOHNSON | A class of real-time virtual memory system: A multi-faceted approach to computer system design[Ph. D. Thesis] | |
| JPH03127907U (https=) | ||
| JPH0292541U (https=) | ||
| JPH01175347U (https=) | ||
| JPH0232450A (ja) | キャッシュメモリ制御方式 | |
| JPH0214152U (https=) | ||
| JPH0377544U (https=) | ||
| JPS60157654A (ja) | プロセツサ結合方式 | |
| JPS6336999U (https=) | ||
| JPH02145458U (https=) | ||
| JPH026353U (https=) | ||
| JPH0259836A (ja) | データ処理方式 | |
| JPH02149444U (https=) | ||
| JPH04324561A (ja) | Ｄｍａ情報のポーリング制御装置 | |
| JPS6214542U (https=) | ||
| JPH01155553U (https=) |