JPH02139671A - Printed board layout system - Google Patents

Printed board layout system

Info

Publication number
JPH02139671A
JPH02139671A JP63293896A JP29389688A JPH02139671A JP H02139671 A JPH02139671 A JP H02139671A JP 63293896 A JP63293896 A JP 63293896A JP 29389688 A JP29389688 A JP 29389688A JP H02139671 A JPH02139671 A JP H02139671A
Authority
JP
Japan
Prior art keywords
wiring
existing
route
existing wiring
information
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP63293896A
Other languages
Japanese (ja)
Inventor
Masayuki Takagi
鷹木 正幸
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Toshiba Corp
Original Assignee
Toshiba Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Toshiba Corp filed Critical Toshiba Corp
Priority to JP63293896A priority Critical patent/JPH02139671A/en
Publication of JPH02139671A publication Critical patent/JPH02139671A/en
Pending legal-status Critical Current

Links

Abstract

PURPOSE:To reduce the number of working processes and to reduce a correction error by equipping the title system with a means to re-wire an existing wiring along the wiring route of a terminal connection in consideration of allowable free capacity and automatically executing processing for correcting the existing wiring. CONSTITUTION:The wiring route of the terminal connection is determined according to an interactive system, the free areas of respective both sides of segments are obtained along the wiring route by a free area calculating module 107, and existing wiring information included in the free areas is taken out while an existing wiring information extracting module 106 is referred to. Next, the intersection between the wiring route of the terminal connection and the existing wiring is checked, and it is checked whether capacity for wiring the terminal connection remains or not by calculating the free capacity obtained by subtracting information for the existing wiring from allowable free capacity information. When the wiring is allowed from the result of the checking, the existing wiring is re-wired at the interval for the allowable free capacity from the wiring route of the terminal connection. Thus, the number of the working processes can be reduced, and the correction error caused by the correction of the existing wiring can be eliminated.

Description

【発明の詳細な説明】 〔発明の目的] (産業上の利用分野) この発明は、対話型CADシステムに用いて好適なプリ
ント板レイアウト方式に関する。
DETAILED DESCRIPTION OF THE INVENTION [Object of the Invention] (Field of Industrial Application) The present invention relates to a printed board layout method suitable for use in an interactive CAD system.

(従来の技術) プリント板レイアウトのCADシステムは、デイスプレ
ィに向かってキーボード、マウスまたはタブレットを使
用して信号の結線情報をプリント板に配線していくもの
である。配線の方法には自動配線機能をもったものもあ
るが、必ずしも全ての配線ができるわけでなく、残った
末結線は対話形式で配線していくことになる。
(Prior Art) A printed board layout CAD system is a system in which signal connection information is wired to a printed board using a keyboard, mouse, or tablet facing a display. Some wiring methods have an automatic wiring function, but not all wiring can be done, and the remaining end connections must be wired interactively.

末結線の配線は、既配線を修正しながら行うが、配線密
度が増すにつれ、既配線の修正作業が多くなってくる。
The wiring of the end connections is performed while modifying the existing wiring, but as the wiring density increases, the work of modifying the existing wiring increases.

最近のCADシステムでは既配線を自動的に移動するシ
ステムが考えられているが、限定された範囲でのみ機能
するものである。例えば既配線の上にスルーホールを置
いた場合に既配線がスルーホールをとり巻くように自動
修正するものである。
Recent CAD systems have been designed to automatically move existing wiring, but these systems function only within a limited range. For example, when a through hole is placed on top of existing wiring, the existing wiring is automatically corrected so that it surrounds the through hole.

(発明が解決しようとする課8) 既配線の自動修正はスルーホールを置いた時のみで実際
はそれ以外のケースが多く、既配線を対話形式で修正し
なければならず、作業に多くの時間を必要とする等の問
題があった。
(Question 8 to be solved by the invention) Automatic correction of existing wiring is only possible when through-holes are placed; in reality, in many other cases, existing wiring must be corrected interactively, which takes a lot of time. There were problems such as the need for

この発明は上記事情に鑑みてなされたものであり、末結
線の配線作業を容易にし、操作性の向上をはかったプリ
ント板レイアウト方式を提供することを目的とする。
The present invention has been made in view of the above circumstances, and it is an object of the present invention to provide a printed board layout method that facilitates the wiring work of terminal wires and improves operability.

[発明の構成] (課題を解決するための手段及び作用)本発明は、既配
線バタンとの空容量を考慮せずに定められた末結線の配
線ルートに対し、配線ルートに隣接する空領域を求める
手段と、求めた空領域を通る既配線情報を抽出する手段
と、前記空領域と既配線情報と配線データ間の許要空容
量情報から末結線の配線バタンか空領域内で充分に空が
あるかを判断する手段と、ここで空があり、かつ末結線
か配線可であると判断された場合に既配線を末結線の配
線ルートに沿って許容空容量を考慮しながら配線し直す
手段を具備するものであり、末結線の配線における既配
線の修正を自動的に処理することを特徴とするものであ
る。
[Structure of the Invention] (Means and Effects for Solving the Problems) The present invention provides for a wiring route of an end connection line that is determined without considering the empty capacity with an already-wired button, an empty area adjacent to the wiring route. means for extracting information on existing wiring that passes through the obtained empty area; and means for extracting information on existing wiring that passes through the empty area, and determining whether the wiring button of the end connection is sufficient within the empty area from the information on the empty area, the existing wiring information, and the allowable space between the wiring data. A method for determining whether there is space, and if it is determined that there is space and it is possible to route the end connection, route the existing wiring along the wiring route of the end connection while taking into account the allowable space. The present invention is characterized in that it automatically processes corrections to existing wiring in end-connection wiring.

このことにより、結線の配線作業でそれにかかわる既配
線の修正を自動的に行うことで配線作業のコマンド指示
が少なくなり、作業工数が減り、かつ既配線の修正によ
る修正ミスがなくなる。
As a result, the existing wiring related to the connection wiring work is automatically corrected, thereby reducing the number of command instructions for the wiring work, reducing the number of work steps, and eliminating correction errors caused by correcting the existing wiring.

(実施例) 以下、図面を使用して本発明実施例について詳細に説明
する。
(Example) Hereinafter, an example of the present invention will be described in detail using the drawings.

第1図は本発明の実施例を示すフロック図である。図に
おいて、101はCPUであり、システムの制御中枢と
なる。102は末結線配線ルート記憶モジュールであり
、対話形式または何らかの手段で決められた末結線の配
線ルートが記憶されている。103は既配線情報記憶モ
ジュールであり、既に配線ルートが決定されたものでベ
クターとして記憶されている。
FIG. 1 is a block diagram showing an embodiment of the present invention. In the figure, 101 is a CPU, which serves as the control center of the system. Reference numeral 102 is an end-connection wiring route storage module in which the end-connection wiring route determined interactively or by some other means is stored. 103 is a wiring information storage module in which wiring routes have already been determined and are stored as vectors.

104は障害情報記憶モジュールであり、固定された配
線バタンである、例えばビン、電源バタン等の情報が記
憶されている。105は許容空容量記憶モジュールであ
りバットとバット、配線パターンと配線パターン、バッ
トと配線バタンの許される空容量が記憶されている。1
06は既配線情報抽出モジュールであり、空領域算出モ
ジュール109の空領域の既配線バタンを抽出する。
Reference numeral 104 denotes a failure information storage module in which information about fixed wiring buttons, such as bottles, power button, etc., is stored. Reference numeral 105 is an allowable free space storage module in which the allowable free space between bats, wiring patterns, and wiring bats is stored. 1
Reference numeral 06 denotes an existing wiring information extraction module, which extracts existing wiring buttons in the empty area of the empty area calculation module 109.

107は空容量算出モジュールであり、許容空容量記憶
モジュール105の値をもとに末結線の配線ルート、既
配線間の空容量を算出する。また、交差についてもチエ
ツクする。108は配線モジュールであり、末結線の配
線ルートに沿って、許容空容量を考慮し配線し直す。1
09は末結線の配線ルートに隣接する空領域を算出する
空領域算出モジュールである。
Reference numeral 107 denotes a free space calculation module, which calculates the wiring route of the end connection and the free space between existing wires based on the value of the allowable free space storage module 105. Also check for intersections. Reference numeral 108 denotes a wiring module, which rewires along the wiring route of the end connection, taking into consideration the allowable free space. 1
09 is an empty area calculation module that calculates an empty area adjacent to the wiring route of the end connection line.

第2図は本発明実施例の動作を示すフローチャートであ
る。図において、201は末結線の配線ルート決めをす
るステップであり、対話形式で指定された配線ルート決
めを行う。202は隣接する空領域を抽出するステップ
であり、末結線の配線ルートまたは既配線ルートの空領
域を抽出する。
FIG. 2 is a flowchart showing the operation of the embodiment of the present invention. In the figure, 201 is a step for determining the wiring route of the end connection, and the wiring route specified in an interactive manner is determined. 202 is a step of extracting an adjacent empty area, in which an empty area of a wiring route of a terminal line or an existing wiring route is extracted.

203は空領域内既配線情報を抽出するステップであり
、ステップ202で抽出した空領域内を通る既配線情報
を抽出する。204は空容量と交差チエツクを行うステ
ップであり、末結線の配線ルートと既配線との交差チエ
ツクと、既配線を考慮した空容量を算出する。205は
既配線の配線し直しをするステップであり、末結線の配
線ルートに沿って既配線を配線し直す。
203 is a step of extracting information on existing wiring in the empty area, and information on existing wiring passing through the empty area extracted in step 202 is extracted. Reference numeral 204 is a step for checking the empty capacity and intersection, in which the empty capacity is calculated by checking the intersection between the wiring route of the end connection and the existing wiring, and taking into account the existing wiring. 205 is a step of rewiring the existing wiring, in which the existing wiring is rerouted along the wiring route of the end connection line.

第3図及び第4図はそれぞれプリント板上で本発明実施
例の動作を概念的に示した図である。第3図は末結線の
配線ルートが指定された状態を示し、第4図は既配線パ
ターンのルートを配線し直した状態を示す。第3図にお
いて、301は障害、302は既配線のスルーホール、
303は既配線パターン、304は末結線のスルーホー
ル、305は末結線の配線ルート、306は末結線の配
線ルートの1つのセグメント、307はセグメント30
6の一方向の空領域(図中斜線で示す四角の枠)を示す
3 and 4 are diagrams conceptually showing the operation of the embodiment of the present invention on a printed board, respectively. FIG. 3 shows a state in which the wiring route of the end connection line has been specified, and FIG. 4 shows a state in which the route of the existing wiring pattern has been rewired. In Fig. 3, 301 is a fault, 302 is a through hole of already wired,
303 is an existing wiring pattern, 304 is a through hole for the end connection, 305 is the wiring route for the end connection, 306 is one segment of the wiring route for the end connection, and 307 is the segment 30.
6 shows an empty area in one direction (a square frame indicated by diagonal lines in the figure).

以下、本発明実施例の動作について説明する。The operation of the embodiment of the present invention will be explained below.

まず、対話形式で末結線の配線ルートが決められる(第
2図ステップ201、第3図の配線ルート304(スル
ーホール)、305)。次に空領域算出モジュール10
7にて、配線ルート(3o4、305)に沿ってセグメ
ントそれぞれの両側の空領域を求める。ここで、既配線
は障害としない(セグメント306に対し空領域307
を求める)。空領域が求められない場合は配線不可とす
る。゛そして、既配線情報抽出モジュール106を参照
しながら空領域内に含む既配線情報を取り出す(空領域
307内、既配線303)。
First, the wiring route of the terminal wire is determined in an interactive manner (step 201 in FIG. 2, wiring routes 304 (through holes) and 305 in FIG. 3). Next, the sky area calculation module 10
In step 7, empty areas on both sides of each segment are determined along the wiring route (3o4, 305). Here, existing wiring is not considered an obstacle (empty area 307 for segment 306).
). If empty space is not required, wiring is not possible. Then, referring to the existing wiring information extraction module 106, the existing wiring information included in the empty area is extracted (in the empty area 307, existing wiring 303).

次に、末結線の配線ルートと既配線の交差チエツクをす
る。交差が発生していれば配線不可となる。また許容空
容量情報から既記線分を引いた空容量を算出し、末結線
が配線できる分の容量が残っているかチエツクする。空
なしの場合に上記配線不可へ戻る。ここでの空領域の求
め方は、最初に求めた空領域に隣接する辺の延長上に対
して求める。上記チエツクの結果、配線可であれば末結
線の配線ルートから許容空容量分間隔を開は既配線を配
線し直す。
Next, check the intersection between the wiring route of the end connection and the existing wiring. If any intersection occurs, wiring will not be possible. In addition, the free space is calculated by subtracting the line segment from the allowable free space information, and it is checked whether there is enough capacity left to wire the end line. If there is no space, return to the above wiring not possible. Here, the empty area is found on the extension of the side adjacent to the empty area found first. As a result of the above check, if the wiring is possible, re-route the existing wiring at an interval corresponding to the allowable free space from the wiring route of the end connection.

[発明の効果] 以上説明のように本発明に従えば、末結線の配線作業で
、それにかかわる既配線の修正を自動的に行うことで配
線作業に対するコマンド指示が少なくなり、これに伴い
作業工数が減少し、既配線の修正による修正ミスがなく
なるといった派生的効果も生じる。
[Effects of the Invention] As explained above, according to the present invention, the number of commands for the wiring work is reduced by automatically correcting the existing wiring in the wiring work of the end connection line, and the number of work man-hours is accordingly reduced. There are also secondary effects such as a reduction in wiring and the elimination of correction errors due to correction of existing wiring.

【図面の簡単な説明】[Brief explanation of the drawing]

第1図は本発明の実施例を示すブロック図、第2図は本
発明実施例の動作を示すフローチャート、第3図及び第
4図はそれぞれ本発明実施例の動作をプリント板上で概
念的に示す図である。 101・・・CPU、102・・・末結線配線ルート記
憶モジュール、103・・・既配線情報記憶モジュール
、105・・・許容空容量記憶モジュール、108・・
・配線モジュール、109・・・空領域算出モジュール
。 出願人代理人 弁理士 鈴江 武彦 第1図 第2図 第 図 第 図
Fig. 1 is a block diagram showing an embodiment of the present invention, Fig. 2 is a flow chart showing the operation of the embodiment of the present invention, and Figs. 3 and 4 are conceptual diagrams showing the operation of the embodiment of the present invention on a printed board. FIG. 101... CPU, 102... End connection wiring route storage module, 103... Existing wiring information storage module, 105... Allowable free space storage module, 108...
- Wiring module, 109...Empty area calculation module. Applicant's representative Patent attorney Takehiko Suzue Figure 1 Figure 2 Figure 2

Claims (1)

【特許請求の範囲】[Claims] 末結線の配線ルートに対し、配線ルートに隣接する空領
域を求める手段と、求めた空領域を通る既配線情報を抽
出する手段と、前記空領域と既配線情報と配線データ間
の許容空容量情報から末結線の配線パターンが空領域内
で空があるか否かを判断する手段と、ここで空があり、
かつ末結線部分が配線可と判断された場合に許容空容量
を考慮しながら既配線を末結線の配線ルートに沿って修
正する手段とを具備することを特徴とするプリント板レ
イアウト方式。
A means for determining an empty area adjacent to the wiring route for the wiring route of the end connection line, a means for extracting existing wiring information that passes through the obtained empty area, and an allowable empty space between the empty area, the existing wiring information, and the wiring data. A method for determining from information whether or not the wiring pattern of the end connection is empty within the empty area, and
A printed board layout method characterized by comprising means for modifying the existing wiring along the wiring route of the end connection while taking into consideration the allowable free space when it is determined that the end connection can be routed.
JP63293896A 1988-11-21 1988-11-21 Printed board layout system Pending JPH02139671A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP63293896A JPH02139671A (en) 1988-11-21 1988-11-21 Printed board layout system

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP63293896A JPH02139671A (en) 1988-11-21 1988-11-21 Printed board layout system

Publications (1)

Publication Number Publication Date
JPH02139671A true JPH02139671A (en) 1990-05-29

Family

ID=17800556

Family Applications (1)

Application Number Title Priority Date Filing Date
JP63293896A Pending JPH02139671A (en) 1988-11-21 1988-11-21 Printed board layout system

Country Status (1)

Country Link
JP (1) JPH02139671A (en)

Similar Documents

Publication Publication Date Title
US7496878B2 (en) Automatic wiring method and apparatus for semiconductor package and automatic identifying method and apparatus for semiconductor package
CN116029254B (en) Integrated circuit layout automatic wiring method and system based on path optimization
JPH0786883B2 (en) Method and system for automatically generating mesh diagram or logical circuit diagram
US20050235243A1 (en) Method and system for deciding a wiring route
JPH02139671A (en) Printed board layout system
KR100273497B1 (en) Cell layer verification method and device for LSI layout
US5867810A (en) Wiring device and wiring method
US20090243121A1 (en) Semiconductor integrated circuit and layout method for the same
JP2887203B2 (en) LSI design support system
JP2830763B2 (en) Bundle wiring design equipment
JP2000057175A (en) Automatic wiring system of semi-conductor integrated circuit device
US6032082A (en) Method and CAD system for calculating semiconductor circuit resistance
JP3099782B2 (en) Automatic correction device, automatic correction method, and recording medium for recording automatic correction program for CAM data
JP2713969B2 (en) Automatic wiring pattern setting method
JPS61134878A (en) Wiring control processing system
JP2753001B2 (en) Method of changing design of semiconductor integrated circuit device
JPH0476154B2 (en)
JPH11143926A (en) Three-dimensional graphic layout device
JP2557368B2 (en) Wiring board design support method
JP2563949B2 (en) Symbolic layout method
JP3130689B2 (en) Automatic placement system
JPH01292473A (en) Method for determining wiring route
JPH03206646A (en) Computing apparatus for interconnection capacity
JP3178905B2 (en) Automatic wiring method
JPH06110966A (en) Printed board design supporting device