JPH02111843U - - Google Patents

Info

Publication number
JPH02111843U
JPH02111843U JP1989019347U JP1934789U JPH02111843U JP H02111843 U JPH02111843 U JP H02111843U JP 1989019347 U JP1989019347 U JP 1989019347U JP 1934789 U JP1934789 U JP 1934789U JP H02111843 U JPH02111843 U JP H02111843U
Authority
JP
Japan
Prior art keywords
data
recording
playback
cpu
memory
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP1989019347U
Other languages
Japanese (ja)
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed filed Critical
Priority to JP1989019347U priority Critical patent/JPH02111843U/ja
Publication of JPH02111843U publication Critical patent/JPH02111843U/ja
Pending legal-status Critical Current

Links

Landscapes

  • Bus Control (AREA)

Description

【図面の簡単な説明】[Brief explanation of drawings]

第1図は本考案の一実施例の構成図、第2図は
第1図の詳細を示す構成図、第3図は動作説明の
ための図、第4図は従来例の構成図、第5図は従
来例の動作説明のための図である。 2…録音再生用IC、3…CPU、4…メモリ
、5…FIFOメモリ。
Fig. 1 is a block diagram of an embodiment of the present invention, Fig. 2 is a block diagram showing the details of Fig. 1, Fig. 3 is a diagram for explaining the operation, Fig. 4 is a block diagram of a conventional example, FIG. 5 is a diagram for explaining the operation of the conventional example. 2...IC for recording and playback, 3...CPU, 4...memory, 5...FIFO memory.

Claims (1)

【実用新案登録請求の範囲】 デジタル音声の録音再生機能を備えるコンピユ
ータに備えられるものであつて、 アナログ音声信号とデジタル音声信号相互間の
変換を行なう録音再生用ICからのデータをCP
Uを介して、あるいは、CPUを介することなく
メモリに転送し、該メモリからのデータを前記C
PUを介して、あるいは、CPUを介することな
く前記録音再生用ICに転送するためのデータ転
送回路において、 前記録音再生用ICと前記CPUとの間に、前
記録音再生用ICからのデータおよび前記録音再
生用ICへのデータを一時的に蓄えて転送するF
IFO(フアースト イン フアースト アウト
)メモリを設けたことを特徴とするデータ転送回
路。
[Scope of Claim for Utility Model Registration] Data from a recording/playback IC that is provided in a computer equipped with a digital audio recording/playback function and that converts between an analog audio signal and a digital audio signal.
The data from the memory is transferred to the memory via the U or without going through the CPU.
In a data transfer circuit for transferring data to the recording/playback IC through a PU or without going through a CPU, the data from the recording/playback IC and the data are transferred between the recording/playback IC and the CPU. F that temporarily stores and transfers data to the recording/playback IC
A data transfer circuit characterized by having an IFO (first-in first-out) memory.
JP1989019347U 1989-02-20 1989-02-20 Pending JPH02111843U (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP1989019347U JPH02111843U (en) 1989-02-20 1989-02-20

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP1989019347U JPH02111843U (en) 1989-02-20 1989-02-20

Publications (1)

Publication Number Publication Date
JPH02111843U true JPH02111843U (en) 1990-09-06

Family

ID=31234776

Family Applications (1)

Application Number Title Priority Date Filing Date
JP1989019347U Pending JPH02111843U (en) 1989-02-20 1989-02-20

Country Status (1)

Country Link
JP (1) JPH02111843U (en)

Similar Documents

Publication Publication Date Title
JPH02111843U (en)
JPH0286250U (en)
JP2716240B2 (en) Facsimile machine
JPS61103960U (en)
JPH0181081U (en)
JPS58121462U (en) Serial data synchronization detection device
JPS6281253U (en)
JPH0191581A (en) Video tape recorder
JPH0298098U (en)
JPH02126255U (en)
JPS63107064U (en)
JPH0210198U (en)
JPS5963742U (en) Computer input/output device
JPS61180338U (en)
JPS5945715U (en) Tape deck device
JPH0342520U (en)
JPS55108934A (en) Duplicator
JPS62162610U (en)
JPS59192800U (en) Meandering driving detection device that detects the center line on the road
JPS6368161U (en)
JPH0374315U (en)
JPS59185027U (en) Mold
JPH0292890U (en)
JPS6085443U (en) codec circuit
JPS6340898U (en)