JPH02110909A - Laminated inductor and its inductance adjusting method - Google Patents
Laminated inductor and its inductance adjusting methodInfo
- Publication number
- JPH02110909A JPH02110909A JP26349388A JP26349388A JPH02110909A JP H02110909 A JPH02110909 A JP H02110909A JP 26349388 A JP26349388 A JP 26349388A JP 26349388 A JP26349388 A JP 26349388A JP H02110909 A JPH02110909 A JP H02110909A
- Authority
- JP
- Japan
- Prior art keywords
- magnetic
- conductive patterns
- conductor patterns
- inductance
- bias current
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- 238000000034 method Methods 0.000 title claims abstract description 9
- 238000003475 lamination Methods 0.000 claims abstract description 12
- 239000000696 magnetic material Substances 0.000 claims abstract description 12
- 239000004020 conductor Substances 0.000 claims description 39
- 230000035699 permeability Effects 0.000 claims description 7
- 230000006866 deterioration Effects 0.000 abstract description 2
- 229910000859 α-Fe Inorganic materials 0.000 abstract description 2
- 229910052709 silver Inorganic materials 0.000 abstract 1
- 239000004332 silver Substances 0.000 abstract 1
- 230000004907 flux Effects 0.000 description 10
- 230000007423 decrease Effects 0.000 description 6
- 238000010586 diagram Methods 0.000 description 4
- 229920006395 saturated elastomer Polymers 0.000 description 4
- 230000000694 effects Effects 0.000 description 2
- 238000010030 laminating Methods 0.000 description 2
- 238000004804 winding Methods 0.000 description 2
- 239000000654 additive Substances 0.000 description 1
- 230000000996 additive effect Effects 0.000 description 1
- 238000013459 approach Methods 0.000 description 1
- 239000000919 ceramic Substances 0.000 description 1
- 238000010304 firing Methods 0.000 description 1
- SWELZOZIOHGSPA-UHFFFAOYSA-N palladium silver Chemical compound [Pd].[Ag] SWELZOZIOHGSPA-UHFFFAOYSA-N 0.000 description 1
Landscapes
- Coils Or Transformers For Communication (AREA)
Abstract
Description
【発明の詳細な説明】
〔産業上の利用分野〕
本発明は、積層インダクタ、特にバイアス電流によって
インダクタンスを可変とする、電流制御型の積層インダ
クタとそのインダクタンスの調整方法に関するものであ
る。DETAILED DESCRIPTION OF THE INVENTION [Field of Industrial Application] The present invention relates to a laminated inductor, particularly a current-controlled laminated inductor whose inductance is made variable by a bias current, and a method for adjusting the inductance.
電子部品の小型化、薄型化等の要求に伴い、インダクタ
の分野でも磁性体セラミック内に導体バタ・−ンを一体
に形成した、積層インダクタが用いられるようになって
いる。With the demand for smaller, thinner electronic components, etc., multilayer inductors, in which a conductor batten is integrally formed within a magnetic ceramic, are being used in the field of inductors.
印刷あるいはグリーンシートを積層して焼成すると、そ
のインダクタンス値は一定となってしまうので、調整の
ために磁性体層を削ってトリミングを行うか、磁性体に
凹部を形成して磁性体コアを挿入する方法等が考えられ
ている。When printing or laminating green sheets and firing them, the inductance value remains constant, so in order to adjust the inductance value, it is necessary to trim the magnetic layer or form a recess in the magnetic material and insert the magnetic core. Methods to do so are being considered.
しかし、機械的な加工が必要となり、また微調整が難し
く、信頼性の面でも問題がある。However, mechanical processing is required, fine adjustment is difficult, and there are problems in terms of reliability.
そこで、発明者等は電流制御型の積層インダクタを特願
昭63−232867において提案した。これは第6図
に示したように、磁性体層60内に主巻線となる成る導
体パターン61と制御巻線となる導体パターン62を近
接して形成し、導体パターン62に印加する直流バイア
ス電流によって導体パターン61の周囲の磁界を変化さ
せ、インダクタンス値を変化させるものである。通常、
直流電流を大きくすることによってインダクタンスを減
少させるように動作する。Therefore, the inventors proposed a current-controlled multilayer inductor in Japanese Patent Application No. 63-232867. As shown in FIG. 6, this is achieved by forming a conductor pattern 61 that will become the main winding and a conductor pattern 62 that will become the control winding in close proximity in the magnetic layer 60, and applying a DC bias to the conductor pattern 62. The magnetic field around the conductor pattern 61 is changed by the current, and the inductance value is changed. usually,
It operates to reduce inductance by increasing the direct current.
上記のような電流制御型の積層インダクタにおいて、直
流バイアス電流を増加させるにしたがって磁心か飽和に
近づき、実効的な透磁率が下がってインダクタンスが小
さくなる。しかし、飽和の始まる点において、大入力時
、正の半サイクルと負の半サイクルでインダクタンスの
実効値が変わるため、出力波形に歪みを生じる。In the current-controlled multilayer inductor as described above, as the DC bias current increases, the magnetic core approaches saturation, the effective magnetic permeability decreases, and the inductance decreases. However, at the point where saturation begins, when the input is large, the effective value of the inductance changes between the positive half cycle and the negative half cycle, causing distortion in the output waveform.
本発明は、このような特性の劣化を防止し、可変範囲に
おいて安定した特性を得ようとするものである。The present invention aims to prevent such deterioration of characteristics and obtain stable characteristics within a variable range.
本発明は、主磁路の飽和を利用することなく、バイアス
電流の増加に伴ってインダクタンスを上げることのでき
る構造および方法によって、上記の課題を解決するもの
である。The present invention solves the above problems with a structure and method that can increase the inductance as the bias current increases without using the saturation of the main magnetic path.
すなわち、磁性体層間を端部が接続されて積層方向に重
畳して周回する導体パターンを具えた積層インダクタに
おいて、該導体パターンは、磁性体層を介して交互に積
層方向に重畳して周回する二個の導体パターンから成り
、該二個の導体パターンの一端同士が接続され、他の端
部が直流バイアス電流源に接続されたことに特徴を有す
るものである。That is, in a laminated inductor including a conductor pattern that is connected at its end between magnetic layers and circulates in an overlapping manner in the lamination direction, the conductor patterns alternately overlap and circulate in the lamination direction via the magnetic layers. It is characterized in that it consists of two conductor patterns, one ends of which are connected to each other, and the other end connected to a DC bias current source.
また、磁性体層間を端部が接続されて積層方向に重畳し
て周回する導体パターンを具えた積層インダクタのイン
ダクタンス調整方法において、該導体パターンを、磁性
体層を介して交互に積層方向に重畳して同じ方向に周回
する二個の導体パターンとし、該二個の導体パターンに
互いに逆方向の直流バイアス電流を印加することにより
該導体パターン間の磁気抵抗を変化させ、それによって
インダクタンスを変化させることに特徴を有するもので
ある。Further, in a method for adjusting the inductance of a laminated inductor that includes a conductor pattern that is connected at the end between magnetic layers and circulates in a superimposed manner in the lamination direction, the conductor patterns are alternately superimposed in the lamination direction via the magnetic layers. two conductor patterns circulating in the same direction, and by applying direct current bias currents in opposite directions to the two conductor patterns, the magnetic resistance between the conductor patterns is changed, thereby changing the inductance. It has particular characteristics.
導体パターン間を透磁率の高い磁性体層で置換すれば、
より広範囲に可変させることが可能となる。If you replace the conductor patterns with a magnetic layer with high permeability,
It becomes possible to vary over a wider range.
隣接する導体パターン間に逆方向の直流バイアス電流が
印加されると、導体パターン間の周囲の磁束の方向は逆
向きとなる。したがって、磁束の洩れが加算的になり、
磁気抵抗は小さくなる。そのために、インダクタの洩れ
磁束が多くなり、インダクタンス値も小さくなる。When a DC bias current in the opposite direction is applied between adjacent conductor patterns, the direction of the magnetic flux around the conductor patterns becomes opposite. Therefore, the magnetic flux leakage becomes additive,
Magnetic resistance becomes smaller. Therefore, the leakage magnetic flux of the inductor increases, and the inductance value also decreases.
直流バイアス電流を大きくして行くと、導体パターン間
で磁気飽和が生じ、実効的な透磁率が低下するため、磁
気抵抗が増加し、それに伴って主磁路の磁束が増加する
。その結果、インダクタンス値は高くなる。When the DC bias current is increased, magnetic saturation occurs between the conductor patterns, and the effective magnetic permeability decreases, so the magnetic resistance increases and the magnetic flux in the main magnetic path increases accordingly. As a result, the inductance value becomes high.
第1図は、その原理の説明図で、直流バイアスを印加し
ない最小値(L MIN )から、導体パターン間の磁
路が飽和した最大値(L MAX )までの範囲で可変
としたものである。従来の主磁路が飽和した状態で可変
させるのでなく、未飽和の状態で可変させるものである
。Figure 1 is an explanatory diagram of the principle, which is variable in the range from the minimum value (L MIN ) at which no DC bias is applied to the maximum value (L MAX ) at which the magnetic path between the conductor patterns is saturated. . Instead of varying the main magnetic path when it is saturated, which is the case in the past, it is made to vary when the main magnetic path is unsaturated.
以下、図面を参照して、本発明の実施例について説明す
る。Embodiments of the present invention will be described below with reference to the drawings.
第2図は、本発明の実施例を示す正面断面図である。フ
ェライトの磁性体20が積層されたものでその内部に銀
−パラジウム等による導体パターン21と導体パターン
22が、磁性体層間を接続されながら交互に積層方向に
重畳して同じ方向に周回するように形成されている。こ
れによって、磁性体層20内に導体パターン21.22
が形成されて、閉磁路型のインダクタとなる。FIG. 2 is a front sectional view showing an embodiment of the present invention. A magnetic material 20 of ferrite is laminated, and conductive patterns 21 and 22 made of silver-palladium or the like are formed inside the magnetic material 20 so that the magnetic material layers are alternately overlapped in the laminating direction and circulate in the same direction while being connected between the magnetic material layers. It is formed. As a result, conductive patterns 21 and 22 are formed in the magnetic layer 20.
is formed, resulting in a closed magnetic circuit type inductor.
導体パタ゛−ン21と導体パターン22には直流バイア
ス電流が逆方向に印加される。そのため、一端同士を接
続し、他の二つの端部を直流バイアス源に接続する。こ
れにより、隣合う導体パターンには逆方向の直流バイア
ス電流が印加されることになる。DC bias currents are applied to the conductor pattern 21 and the conductor pattern 22 in opposite directions. Therefore, one end is connected and the other two ends are connected to a DC bias source. As a result, DC bias currents in opposite directions are applied to adjacent conductor patterns.
隣合う導体パターンに発生する磁束は逆向きとなる。直
流バイアス電流が小さく、磁路が飽和を生じないときに
は、隣合う導体パターンで発生する磁束が同じ向きに導
体パターン間を通過し、磁気抵抗は小さい。したがって
、導体パターン21.22に発生する磁束は主磁路φヶ
を通らずに導体パターン21.22間の磁路Φ1、Φ2
を通るものが多くなる。すなわち、洩れ磁束が多くなっ
てインダクタンスは小さくなる。これが(第1図に示し
たL MINの状態である。The magnetic fluxes generated in adjacent conductor patterns are in opposite directions. When the DC bias current is small and the magnetic path does not saturate, magnetic fluxes generated in adjacent conductive patterns pass between the conductive patterns in the same direction, and magnetic resistance is small. Therefore, the magnetic flux generated in the conductor patterns 21 and 22 does not pass through the main magnetic path φ, but instead passes through the magnetic paths Φ1 and Φ2 between the conductor patterns 21 and 22.
More things pass through. That is, leakage magnetic flux increases and inductance decreases. This is the state of L MIN shown in FIG.
直流バイアス電流を次第に大きくすると、磁性体層25
の磁気抵抗は次第に増加する。すなわち、洩れ磁束が少
なくなり、主磁路Φヶの磁束が増加する。磁路Φ8、φ
2が飽和して実効的な透磁率が小さくなった状態で、第
1図のL MAXの状態となる。When the DC bias current is gradually increased, the magnetic layer 25
The magnetic reluctance of increases gradually. That is, the leakage magnetic flux decreases, and the magnetic flux in the main magnetic path Φ increases. Magnetic path Φ8, φ
2 becomes saturated and the effective permeability becomes small, resulting in the state of L MAX shown in FIG.
第3図は、本発明の他の実施例を示す正面断面図であり
、導体パターン31.32間を磁性体層30よりも透磁
率の高い磁性体35で置換して積層したものである。導
体パターン間の透磁率が高いので、初期の磁気抵抗をよ
り小さくでき、小さいインダクタンス値の制御が容易と
なる。FIG. 3 is a front sectional view showing another embodiment of the present invention, in which the space between conductor patterns 31 and 32 is replaced with a magnetic material 35 having a higher permeability than the magnetic material layer 30 and laminated. Since the magnetic permeability between the conductor patterns is high, the initial magnetic resistance can be made smaller, making it easier to control a small inductance value.
第4図、第5図は本発明による積層インダクタの使用例
を示す回路図である。第4図の回路配置は、二つの導体
パターンのインダクタンスの和が出力として得られるが
、第5図の例においては、破線で示した導体パターンは
制御用のみに用いられる。FIGS. 4 and 5 are circuit diagrams showing examples of the use of the laminated inductor according to the present invention. In the circuit arrangement of FIG. 4, the sum of the inductances of the two conductor patterns is obtained as an output, but in the example of FIG. 5, the conductor pattern indicated by the broken line is used only for control purposes.
本発明によれば、主磁路が未飽和の状態でバイアス電流
によってインダクタンスを変化させることができる。し
たがって、出力波形に歪みが生ぜず、特性の良好な積層
インダクタかえられる。According to the present invention, the inductance can be changed by the bias current while the main magnetic path is not saturated. Therefore, a multilayer inductor with good characteristics can be replaced without causing distortion in the output waveform.
特に、微小なインダクタンスの可変が容易となり、高周
波領域等の利用に適した積層インダクタが得られる。In particular, it becomes easy to vary the inductance minutely, and a laminated inductor suitable for use in a high frequency region etc. can be obtained.
第1図は本発明による積層インダクタの特性の説明図、
第2図と第3図は本発明の実施例の正面断面図、第4図
と第5図はその利用例を示す回路図、第6図は従来の電
流制御型積層インダクタの正面断面図である。
20.30・・・・・・・磁性体層
21.22.31.32・・・・・・導体パターン第
1 図
第 2 図FIG. 1 is an explanatory diagram of the characteristics of the multilayer inductor according to the present invention,
Figures 2 and 3 are front sectional views of embodiments of the present invention, Figures 4 and 5 are circuit diagrams showing examples of its use, and Figure 6 is a front sectional view of a conventional current-controlled laminated inductor. be. 20.30...Magnetic layer 21.22.31.32...Conductor pattern No.
1 Figure 2
Claims (4)
て周回する導体パターンを具えた積層インダクタにおい
て、該導体パターンは、磁性体層を介して交互に積層方
向に重畳して周回する二個の導体パターンから成り、該
二個の導体パターンの一端同士が接続され、他の端部が
直流バイアス電流源に接続されたことを特徴とする積層
インダクタ。(1) In a laminated inductor that includes a conductor pattern that circulates between magnetic layers with their ends connected and superimposed in the lamination direction, the conductor patterns alternately overlap and circulate in the lamination direction via the magnetic layers. 1. A laminated inductor comprising two conductor patterns, one end of which is connected to the other, and the other end connected to a DC bias current source.
層よりも透磁率の高い磁性体で置換された請求項第1項
記載の積層インダクタ。(2) The laminated inductor according to claim 1, wherein at least a portion between the conductor patterns is replaced with a magnetic material having higher magnetic permeability than the magnetic material layer.
て周回する導体パターンを具えた積層インダクタのイン
ダクタンス調整方法において、該導体パターンを、磁性
体層を介して交互に積層方向に重畳して同じ方向に周回
する二個の導体パターンとし、該二個の導体パターンに
逆方向の直流バイアス電流を印加することにより該導体
パターン間の磁気抵抗を変化させ、それによってインダ
クタンスを変化させることを特徴とする積層インダクタ
のインダクタンスの調整方法。(3) In a method for adjusting the inductance of a laminated inductor comprising a conductor pattern that is connected at its ends and circulates around the magnetic layers in an overlapping manner in the lamination direction, the conductor patterns are alternately arranged in the lamination direction via the magnetic layers. Two conductor patterns are superimposed and circulate in the same direction, and by applying DC bias current in opposite directions to the two conductor patterns, the magnetic resistance between the conductor patterns is changed, thereby changing the inductance. A method for adjusting the inductance of a multilayer inductor, characterized by:
二つの端部を直流バイアス電流源に接続する請求項第3
項記載の積層インダクタのインダクタンス調整方法。(4) Claim 3, wherein the ends of the two conductor patterns are connected to each other, and the other two ends are connected to a DC bias current source.
Method for adjusting the inductance of a laminated inductor as described in .
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP26349388A JPH02110909A (en) | 1988-10-19 | 1988-10-19 | Laminated inductor and its inductance adjusting method |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP26349388A JPH02110909A (en) | 1988-10-19 | 1988-10-19 | Laminated inductor and its inductance adjusting method |
Publications (2)
Publication Number | Publication Date |
---|---|
JPH02110909A true JPH02110909A (en) | 1990-04-24 |
JPH05843B2 JPH05843B2 (en) | 1993-01-06 |
Family
ID=17390288
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP26349388A Granted JPH02110909A (en) | 1988-10-19 | 1988-10-19 | Laminated inductor and its inductance adjusting method |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPH02110909A (en) |
Citations (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS6221517U (en) * | 1985-07-24 | 1987-02-09 |
Family Cites Families (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS5783287A (en) * | 1980-11-14 | 1982-05-25 | Kyowa Hakko Kogyo Co Ltd | Elimination of hydrogen peroxide |
-
1988
- 1988-10-19 JP JP26349388A patent/JPH02110909A/en active Granted
Patent Citations (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS6221517U (en) * | 1985-07-24 | 1987-02-09 |
Also Published As
Publication number | Publication date |
---|---|
JPH05843B2 (en) | 1993-01-06 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US6459351B1 (en) | Multilayer component having inductive impedance | |
JP3941508B2 (en) | Multilayer impedance element | |
JP2001044037A (en) | Laminated inductor | |
EP0246377A1 (en) | Electrically-variable inductor | |
US3603864A (en) | Current dependent filter inductance | |
JPH02165607A (en) | Laminated inductor | |
JPH02110907A (en) | Laminated inductor and inductance adjusting method thereof | |
JPH02110909A (en) | Laminated inductor and its inductance adjusting method | |
JPH0515284B2 (en) | ||
JPH02119209A (en) | Laminated inductor and method for adjusting inductance | |
JPH0287508A (en) | Laminate transformer | |
JPH0238410Y2 (en) | ||
JPH0522368B2 (en) | ||
JP2729811B2 (en) | Multilayer inductor and its adjustment method | |
KR100254897B1 (en) | A chip transformer and method of manufacturing thereof | |
JP2004165440A (en) | Inductance element | |
JPH03101106A (en) | Inductance element | |
JPH10270253A (en) | Inductance element and lc composite element | |
JPH11238623A (en) | Choke coil | |
JPH0238409Y2 (en) | ||
JP2023139568A (en) | Inductor and dc/dc converter including the same | |
JPH0342672Y2 (en) | ||
JPH08139547A (en) | Laminated emi filter | |
JPH0541531Y2 (en) | ||
JPH0416406Y2 (en) |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |
|
R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |
|
R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |
|
FPAY | Renewal fee payment (event date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20080106 Year of fee payment: 15 |
|
FPAY | Renewal fee payment (event date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20090106 Year of fee payment: 16 |
|
EXPY | Cancellation because of completion of term |