JPH0186730U - - Google Patents

Info

Publication number
JPH0186730U
JPH0186730U JP18313687U JP18313687U JPH0186730U JP H0186730 U JPH0186730 U JP H0186730U JP 18313687 U JP18313687 U JP 18313687U JP 18313687 U JP18313687 U JP 18313687U JP H0186730 U JPH0186730 U JP H0186730U
Authority
JP
Japan
Prior art keywords
comparator
switch
integration
voltage
conversion circuit
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP18313687U
Other languages
Japanese (ja)
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed filed Critical
Priority to JP18313687U priority Critical patent/JPH0186730U/ja
Publication of JPH0186730U publication Critical patent/JPH0186730U/ja
Pending legal-status Critical Current

Links

Landscapes

  • Analogue/Digital Conversion (AREA)

Description

【図面の簡単な説明】[Brief explanation of the drawing]

第1図はこの考案に係るA/D変換回路の構成
の一例を示すブロツク線図、第2図は動作説明用
の波形図、第3図ないし第5図は従来装置のブロ
ツク線図である。 図中、1はアナログ電圧積分手段、3は積分器
、4はコンパレータ、5は絶縁手段、6,7,8
はフオトカプラ、9はデイジタルデータ形成手段
、10は切換制御器、11はクロツク発生器、1
2はカウンタ、13はラツチ回路である。
Fig. 1 is a block diagram showing an example of the configuration of the A/D conversion circuit according to this invention, Fig. 2 is a waveform diagram for explaining operation, and Figs. 3 to 5 are block diagrams of conventional devices. . In the figure, 1 is an analog voltage integrating means, 3 is an integrator, 4 is a comparator, 5 is an insulating means, 6, 7, 8
9 is a photocoupler, 9 is a digital data forming means, 10 is a switching controller, 11 is a clock generator, 1
2 is a counter, and 13 is a latch circuit.

Claims (1)

【実用新案登録請求の範囲】 被測定アナログ信号の入力電圧と所定の基準電
圧とをスイツチにより積分器に切り換え入力して
積分と逆積分を行い、その一方の積分電圧が他方
の逆積分電圧によりゼロに達したことをコンパレ
ータにて検出するアナログ電圧積分手段と、上記
スイツチの切換制御器を含み、上記コンパレータ
からのゼロ検出信号によりカウンタのクロツク計
数値をラツチ回路に保持し上記被測定アナログ信
号のデイジタル変換データとして送出するデイジ
タルデータ形成手段とを有するA/D変換回路に
おいて、 上記スイツチと上記切換制御器間、及び上記コ
ンパレータと上記ラツチ回路間の各信号路にはそ
れぞれフオトカプラからなる絶縁手段が設けられ
ていることを特徴とするA/D変換回路。
[Claim for Utility Model Registration] The input voltage of the analog signal to be measured and a predetermined reference voltage are switched and input to the integrator using a switch, and integration and inverse integration are performed, and one of the integrated voltages is determined by the other inverse integrated voltage. It includes analog voltage integration means for detecting reaching zero with a comparator, and a switching controller for the switch, and the clock count value of the counter is held in a latch circuit by the zero detection signal from the comparator, and the analog signal to be measured is In the A/D conversion circuit, the A/D conversion circuit has a digital data forming means for sending out digitally converted data, and each signal path between the switch and the switching controller and between the comparator and the latch circuit is provided with insulating means consisting of a photocoupler. An A/D conversion circuit characterized by being provided with.
JP18313687U 1987-11-30 1987-11-30 Pending JPH0186730U (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP18313687U JPH0186730U (en) 1987-11-30 1987-11-30

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP18313687U JPH0186730U (en) 1987-11-30 1987-11-30

Publications (1)

Publication Number Publication Date
JPH0186730U true JPH0186730U (en) 1989-06-08

Family

ID=31474568

Family Applications (1)

Application Number Title Priority Date Filing Date
JP18313687U Pending JPH0186730U (en) 1987-11-30 1987-11-30

Country Status (1)

Country Link
JP (1) JPH0186730U (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH06342306A (en) * 1990-08-24 1994-12-13 Samsung Electron Co Ltd Multiplex frequency guiding device of unmanned carrier vehicle

Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5840941B2 (en) * 1978-07-10 1983-09-08 ダイセル化学工業株式会社 Method for producing alkylamines

Patent Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5840941B2 (en) * 1978-07-10 1983-09-08 ダイセル化学工業株式会社 Method for producing alkylamines

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH06342306A (en) * 1990-08-24 1994-12-13 Samsung Electron Co Ltd Multiplex frequency guiding device of unmanned carrier vehicle

Similar Documents

Publication Publication Date Title
DE3889170D1 (en) Cross-wound instrument with rotary magnet.
JPH0186730U (en)
JPH02150575U (en)
JPS6125628U (en) Digital signal input circuit
JPH01109238U (en)
JPS61202939U (en)
JPS6087041U (en) digitizing integrator
JPS6341938U (en)
JPH01150431U (en)
JPS5885832U (en) Isolated analog-digital conversion circuit
JPS62158328U (en)
JPH03109173U (en)
JPS6356826U (en)
JPS6247241U (en)
JPS60114443U (en) Analog-digital converter
JPS6246320U (en)
JPS61170080U (en)
JPS6344166U (en)
JPH01128183U (en)
JPH02278920A (en) Analog/digital conversion circuit
JPS6316727U (en)
JPH03104871U (en)
JPH02144783U (en)
JPS60192542U (en) AD converter
JPS59166173U (en) Frequency counter with A/D conversion function