JPH01297996A - Exchange control system - Google Patents

Exchange control system

Info

Publication number
JPH01297996A
JPH01297996A JP12883588A JP12883588A JPH01297996A JP H01297996 A JPH01297996 A JP H01297996A JP 12883588 A JP12883588 A JP 12883588A JP 12883588 A JP12883588 A JP 12883588A JP H01297996 A JPH01297996 A JP H01297996A
Authority
JP
Japan
Prior art keywords
task
event
main
processor part
main switch
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP12883588A
Other languages
Japanese (ja)
Inventor
Hiroo Ichii
市井 博雄
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
NEC Corp
Original Assignee
NEC Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by NEC Corp filed Critical NEC Corp
Priority to JP12883588A priority Critical patent/JPH01297996A/en
Publication of JPH01297996A publication Critical patent/JPH01297996A/en
Pending legal-status Critical Current

Links

Abstract

PURPOSE:To efficiently execute an event processing by multiplexing a main switch control task of a main processor part. CONSTITUTION:When a local processor part 12 is started, a processor part 12 executes a terminal control task 51. Subsequently, when an event of calling is discriminated, this event A is transmitted to a main processor part 13, the processor part 13 starts a main switched control task 52, and executes a program A. When an inquiry A is executed to a task 51, based on the program A, the main switch control task A saves executing information in a task control information storage area 54 and suspends it. When a task 51 or an event B is generated during this time, this event B is transmitted to the processor part 13, the main switch control task 52 is started newly within a range of multiplicity (n), and a program B is executed. When a reply event to the inquiry A is generated from the task 51, the processor part 13 reads out task information and restarts the task A.

Description

【発明の詳細な説明】 〔産業上の利用分野〕 本発明は交換制御方式に関し、特に端末に依存した処理
を行うローカルプロセッサ部からの複数のイベントの処
理を、交換機の主スイッチを制御して端末の呼制御処理
を行うメインプロセッサ部において行うマルチプロセッ
サ方式の交換制御方式に関する。
[Detailed Description of the Invention] [Field of Industrial Application] The present invention relates to an exchange control system, and in particular, a system that controls the main switch of an exchange to process a plurality of events from a local processor unit that performs terminal-dependent processing. The present invention relates to a multiprocessor exchange control method performed in a main processor unit that performs call control processing of a terminal.

〔従来の技術〕[Conventional technology]

第3図は従来の交換制御方式の一例を示すブロック図で
ある。
FIG. 3 is a block diagram showing an example of a conventional exchange control system.

第3図に示すように従来の交換制御方式では、端末に依
存した処理を行うローカルプロセッサ部12と、複数の
端末61.62を接続する回線を収容する主スイッチ4
を制御して端末の呼制御処理を行うメインプロセッサ部
13とに交換制御プログラムを分け、さらにローカルプ
ロセッサ部12の処理を行う端末制御プログラム71と
メインプロセッサ部13の処理を行う主スイツチ制御プ
ログラム72はそれぞれ1タスクとして実行されていた
As shown in FIG. 3, in the conventional exchange control system, a local processor section 12 that performs terminal-dependent processing, and a main switch 4 that accommodates lines connecting a plurality of terminals 61 and 62 are used.
The exchange control program is divided into a main processor section 13 that controls the terminal and performs call control processing of the terminal, and a terminal control program 71 that performs processing of the local processor section 12 and a main switch control program 72 that performs processing of the main processor section 13. Each was executed as one task.

〔発明が解決しようとする課題〕[Problem to be solved by the invention]

上述した従来の交換制御方式は、ローカルプロセッサ部
の処理を行う端末制御プログラムとメインプロセッサ部
の処理を行う主スイツチ制御プログラムがそれぞれ1タ
スクとして実行されるので、ローカルプロセッサ部とメ
インプロセッサ部との通信において、メインプロセッサ
部がローカルプロセッサ部に対して問い合わせ通信を行
ったときは、メインプロセッサ部はローカルプロセッサ
部からの返信待ち状態となり、この間、新たなイベント
が発生してもメインプロセッサ部では処理できないとい
う欠点がある。
In the conventional exchange control method described above, the terminal control program that processes the local processor section and the main switch control program that processes the main processor section are each executed as one task. During communication, when the main processor section sends an inquiry to the local processor section, the main processor section waits for a reply from the local processor section, and during this period, even if a new event occurs, the main processor section does not process it. The drawback is that it cannot be done.

〔課題を解決するための手段〕[Means to solve the problem]

本発明の交換制御方式は、主スイッチを制御して呼制御
処理を行うメインプロセッサ部と、端末からのイベント
分析及び端末の制御を行うローカルプロセッサ部とを有
するマルチプロセッサ方式の交換制御方式において、前
記端末からのイベント発生時に起動される前記メインプ
ロセッサ部のタスクを多重化して前記ローカルプロセッ
サ部からの複数のイベントの処理を前記メインプロセッ
サ部で並行処理する制御手段を備えることを特徴とする
The switching control system of the present invention is a multi-processor switching control system that includes a main processor section that controls the main switch and performs call control processing, and a local processor section that analyzes events from terminals and controls the terminals. The present invention is characterized by comprising a control means that multiplexes the tasks of the main processor section activated when an event occurs from the terminal, and causes the main processor section to process a plurality of events from the local processor section in parallel.

〔実施例〕 次に、本発明について図面を参照して説明する。〔Example〕 Next, the present invention will be explained with reference to the drawings.

第1図は本発明の交換制御方式の一実施例を示すブロッ
ク図、第2図は本発明による呼処理の状態遷移を表わす
図である。
FIG. 1 is a block diagram showing an embodiment of the switching control system of the present invention, and FIG. 2 is a diagram showing the state transition of call processing according to the present invention.

第1図において、中央制御装置1はイベント監視を実行
するイベント監視部11と、端末の制御を行うローカル
プロシャ部12と、主スイッチ4の制御を行うメインプ
ロセッサ部13とから構成される装置 ク51,n多重化された主スイツチ制御タスク52およ
び共通データ53を用いて、それぞれ回線回路2と回線
スイッチ3と、主スイッチ4とを制御して回線の相互接
続処理を行う。端末61。
In FIG. 1, the central control device 1 is a device block consisting of an event monitoring section 11 that executes event monitoring, a local processor section 12 that controls terminals, and a main processor section 13 that controls the main switch 4. 51,n multiplexed main switch control task 52 and common data 53 are used to control the line circuit 2, line switch 3, and main switch 4, respectively, to perform line interconnection processing. Terminal 61.

62は回線回路2を介して回線スイッチ3に収容されて
いる。記憶装置5内のタスク制御情報記憶側域54は主
スイツチ制御タスク52の多重度n分の情報記憶領域で
ある。
62 is accommodated in the line switch 3 via the line circuit 2. The task control information storage area 54 in the storage device 5 is an information storage area for the multiplicity n of the main switch control tasks 52.

続いて第1図,第2図を参照してローカルプロセッサ部
がイベントを検出した時のメインプロセッサ部の交換制
御動作について説明する。
Next, the exchange control operation of the main processor section when the local processor section detects an event will be explained with reference to FIGS. 1 and 2.

例えば、中央制御装置1のイベント監視部11が回線回
路2を介して端末61から発呼のイベント(イベントA
)を検出すると、ローカルプロセッサ部12が起動され
る。ローカルプロセッサ部12は端末制御タスク51を
実行し、端末制御タスク51によってイベントの分析を
行う。そして発呼のイベントを識別すると、このイベン
トAをメインプロセッサ部13に送信し、メインプロセ
ッサ部13では主スイツチ制御タスク52(第2図の主
スイツチ制御タスクA)を起動し、イベント対応のプロ
グラム(第2図のプログラムA)を実行する。プログラ
ムAに基づいて端末制御タスク5】に対して問い合わせ
(第2図の問い合わせA)を行うと、主スイツチ制御タ
スクAはタスクの実行情報をタスク制御情報記憶領域5
4にセーブして中断する7 この間、端末制御タスク51から新たなイベント(第2
図のイベントB)が発生すると、このイベン1〜[〕は
メインプロセッサ部]3に送信され、多重度nの範囲内
で新たに主スイツチ制御タスク52(第2図の主スイツ
チ制御タスクB)を起動し、イベント対応のプログラム
(第2図のプログラムB)を実行する。
For example, the event monitoring unit 11 of the central control device 1 receives an event (event A) of a call originating from the terminal 61 via the line circuit 2.
), the local processor unit 12 is activated. The local processor unit 12 executes a terminal control task 51, and the terminal control task 51 analyzes events. When the calling event is identified, this event A is sent to the main processor unit 13, and the main processor unit 13 starts the main switch control task 52 (main switch control task A in FIG. 2) and programs the event corresponding to the event. (Program A in Figure 2) is executed. When an inquiry is made to the terminal control task 5 based on the program A (inquiry A in Fig. 2), the main switch control task A sends the task execution information to the task control information storage area 5.
4 and interrupt 7 During this time, a new event (second
When event B) in the figure occurs, these events 1 to [] are sent to the main processor unit] 3, and a new main switch control task 52 (main switch control task B in Figure 2) is created within the range of multiplicity n. and execute the program corresponding to the event (program B in FIG. 2).

端末制御タスク51から問い合わせAに対する返信イベ
ント(第2図の返信A)が発生すると、この返信イベン
トはメインプロセッサ部13に送信され、メインプロセ
ッサ部13はタスク制御情報記憶領域54から中断中の
主スイツチ制御タスクAに対するタスク情報を読み出し
て中断中のタスクを再開起動することにより、主ス、イ
・ソチ制御タスクAを再開起動する。
When a reply event (reply A in FIG. 2) to the inquiry A occurs from the terminal control task 51, this reply event is sent to the main processor unit 13, and the main processor unit 13 retrieves the information from the suspended main processor from the task control information storage area 54. By reading the task information for the switch control task A and restarting the suspended task, the main switch control task A is restarted.

このように本実施例では、メインプロセッサ部の主スイ
ツチ制御タスクは多重度nの範囲内でタスクが起動でき
、端末制御タスクからの複数のイベントに対して主スイ
ツチ制御タスクの中断,再開を行うこどによりタスクの
並行処理を実現できる。
As described above, in this embodiment, the main switch control task of the main processor section can be activated within the range of multiplicity n, and the main switch control task can be interrupted and restarted in response to multiple events from the terminal control task. Parallel processing of tasks can be realized by children.

なお、本発明の交換制御方式はシングルプロセッサ方式
にも適用可能である。
Note that the exchange control method of the present invention is also applicable to a single processor method.

〔発明の効果〕〔Effect of the invention〕

以上説明したように本発明の交換制御方式では、メイン
プロセッサ部の主スイツチ制御タスクを多重化すること
により、ローカルプロセッサ部からの複数のイベントに
対してメインプロセッサ部で複数の主スイツチ制御タス
クを起動し、イベント処理を効率的に行うことができる
効果がある。また本発明をシングルプロセッサ方式に適
用し、ローカルプロセッサ部とメインプロセッサ部とを
別CPUとするマルチプロセッサ構成におけると同一プ
ログラムで交換制御が行えるという効果がある。
As explained above, in the exchange control method of the present invention, by multiplexing the main switch control tasks of the main processor section, the main processor section performs a plurality of main switch control tasks in response to a plurality of events from the local processor section. It has the effect of being able to start up and process events efficiently. Furthermore, when the present invention is applied to a single processor system, exchange control can be performed using the same program as in a multiprocessor configuration in which the local processor section and the main processor section are separate CPUs.

【図面の簡単な説明】[Brief explanation of the drawing]

第1図は本発明の交換制御方式の一実施例を示すブロッ
ク図、第2図は本発明による呼処理の状態遷移を表わす
図、第3図は従来の交換制御方式の一例を示すブロック
図である。 1・・・中央制御装置、2・・・回線回路、3・・・回
線スイッチ、4・・・主スイッチ、5,7・・・記憶装
置、11・・・イベント監視部、12・・・ローカルプ
ロセッサ部、13・・・メインプロセッサ部、51・・
・端末制御タスク、52・・・主スイツチ制御タスク、
53゜73・・・共通データ、54・・・タスク制御情
報記憶領域、61.62・・・端末、71・・・端末制
御プログラム、72・・・主スイツチ制御プログラム。 第 Z 図
FIG. 1 is a block diagram showing an embodiment of the switching control method of the present invention, FIG. 2 is a diagram showing the state transition of call processing according to the present invention, and FIG. 3 is a block diagram showing an example of the conventional switching control method. It is. DESCRIPTION OF SYMBOLS 1... Central control unit, 2... Line circuit, 3... Line switch, 4... Main switch, 5, 7... Storage device, 11... Event monitoring unit, 12... Local processor section, 13... Main processor section, 51...
・Terminal control task, 52... Main switch control task,
53° 73... Common data, 54... Task control information storage area, 61.62... Terminal, 71... Terminal control program, 72... Main switch control program. Figure Z

Claims (1)

【特許請求の範囲】[Claims] 主スイッチを制御して呼制御処理を行うメインプロセッ
サ部と、端末からのイベント分析及び端末の制御を行う
ローカルプロセッサ部とを有するマルチプロセッサ方式
の交換制御方式において、前記端末からのイベント発生
時に起動される前記メインプロセッサ部のタスクを多重
化して前記ローカルプロセッサ部からの複数のイベント
の処理を前記メインプロセッサ部で並行処理する制御手
段を備えることを特徴とする交換制御方式。
In a multiprocessor exchange control system that has a main processor unit that controls the main switch and performs call control processing, and a local processor unit that analyzes events from the terminal and controls the terminal, the system is activated when an event occurs from the terminal. 1. An exchange control method, comprising: a control means for multiplexing tasks of the main processor section to cause the main processor section to process a plurality of events from the local processor section in parallel.
JP12883588A 1988-05-25 1988-05-25 Exchange control system Pending JPH01297996A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP12883588A JPH01297996A (en) 1988-05-25 1988-05-25 Exchange control system

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP12883588A JPH01297996A (en) 1988-05-25 1988-05-25 Exchange control system

Publications (1)

Publication Number Publication Date
JPH01297996A true JPH01297996A (en) 1989-12-01

Family

ID=14994579

Family Applications (1)

Application Number Title Priority Date Filing Date
JP12883588A Pending JPH01297996A (en) 1988-05-25 1988-05-25 Exchange control system

Country Status (1)

Country Link
JP (1) JPH01297996A (en)

Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS62253290A (en) * 1986-04-25 1987-11-05 Nec Corp Exchange system control system
JPS63114495A (en) * 1986-10-31 1988-05-19 Nec Corp Line state managing and controlling method in exchange system

Patent Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS62253290A (en) * 1986-04-25 1987-11-05 Nec Corp Exchange system control system
JPS63114495A (en) * 1986-10-31 1988-05-19 Nec Corp Line state managing and controlling method in exchange system

Similar Documents

Publication Publication Date Title
KR890007157A (en) Data processor
JPH06243070A (en) Inter-processor communication system
JPS62184544A (en) Virtual computer system
JPH01297996A (en) Exchange control system
JPH0834615B2 (en) Line state management control method in switching system
JP2576656B2 (en) Electronic switching system including additional processor
JPS6162939A (en) Dispatching system
JPH064318A (en) Error detecting system
JP2000029850A (en) Task controlling method using inter-processor communication of operating system
JP3184165B2 (en) Individual restart control method for switching system
JPH11249909A (en) Method for process reactivation on multitask os
JPH0652105A (en) Online operation management system by key-in/key-out simulation processing
JPS61173367A (en) Microcomputer switching circuit
JP2597637B2 (en) Hardware state switching control method
JPS63311442A (en) Multiple operating system
JP2901714B2 (en) Programmable controller
JPH03164940A (en) Computer having plural interruption periods
JPH05100884A (en) Switching system at the time of fault occurrence in duplex operation
JPS62140145A (en) Virtual computer system
JPH0243657A (en) Transaction processing scheduling system
JPH0373029A (en) Inter-process mutual calling system
JPS63245752A (en) Method for realizing communication protocol
JPS6063662A (en) Multiprocessor system
JPS63131256A (en) Information processing system
JPH03256132A (en) Double task system device