JPH01258458A - Wafer integration type integrated circuit - Google Patents

Wafer integration type integrated circuit

Info

Publication number
JPH01258458A
JPH01258458A JP8638188A JP8638188A JPH01258458A JP H01258458 A JPH01258458 A JP H01258458A JP 8638188 A JP8638188 A JP 8638188A JP 8638188 A JP8638188 A JP 8638188A JP H01258458 A JPH01258458 A JP H01258458A
Authority
JP
Grant status
Application
Patent type
Prior art keywords
semiconductor
semiconductor chips
master substrate
chips
integrated circuit
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP8638188A
Inventor
Takeo Yoshikawa
Original Assignee
Nec Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date

Links

Classifications

    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02Bonding areas; Manufacturing methods related thereto
    • H01L2224/04Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/04105Bonding areas formed on an encapsulation of the semiconductor or solid-state body, e.g. bonding areas on chip-scale packages
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/18High density interconnect [HDI] connectors; Manufacturing methods related thereto
    • H01L2224/19Manufacturing methods of high density interconnect preforms
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/18High density interconnect [HDI] connectors; Manufacturing methods related thereto
    • H01L2224/23Structure, shape, material or disposition of the high density interconnect connectors after the connecting process
    • H01L2224/24Structure, shape, material or disposition of the high density interconnect connectors after the connecting process of an individual high density interconnect connector
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/18High density interconnect [HDI] connectors; Manufacturing methods related thereto
    • H01L2224/23Structure, shape, material or disposition of the high density interconnect connectors after the connecting process
    • H01L2224/24Structure, shape, material or disposition of the high density interconnect connectors after the connecting process of an individual high density interconnect connector
    • H01L2224/241Disposition
    • H01L2224/24135Connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip
    • H01L2224/24137Connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip the bodies being arranged next to each other, e.g. on a common substrate
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/18High density interconnect [HDI] connectors; Manufacturing methods related thereto
    • H01L2224/23Structure, shape, material or disposition of the high density interconnect connectors after the connecting process
    • H01L2224/24Structure, shape, material or disposition of the high density interconnect connectors after the connecting process of an individual high density interconnect connector
    • H01L2224/241Disposition
    • H01L2224/24151Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/24221Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/24225Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • H01L2224/24227Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation the HDI interconnect not connecting to the same level of the item at which the semiconductor or solid-state body is mounted, e.g. the semiconductor or solid-state body being mounted in a cavity or on a protrusion of the item
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/31Structure, shape, material or disposition of the layer connectors after the connecting process
    • H01L2224/32Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
    • H01L2224/321Disposition
    • H01L2224/32151Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/32221Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/32225Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/4805Shape
    • H01L2224/4809Loop shape
    • H01L2224/48091Arched
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/481Disposition
    • H01L2224/48151Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/48221Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/48225Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • H01L2224/48227Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation connecting the wire to a bond pad of the item
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/73Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
    • H01L2224/732Location after the connecting process
    • H01L2224/73251Location after the connecting process on different surfaces
    • H01L2224/73265Layer and wire connectors
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/73Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
    • H01L2224/732Location after the connecting process
    • H01L2224/73251Location after the connecting process on different surfaces
    • H01L2224/73267Layer and HDI connectors
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/73Means for bonding being of different types provided for in two or more of groups H01L24/10, H01L24/18, H01L24/26, H01L24/34, H01L24/42, H01L24/50, H01L24/63, H01L24/71
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/10Details of semiconductor or other solid state devices to be connected
    • H01L2924/11Device type
    • H01L2924/14Integrated circuits
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/151Die mounting substrate
    • H01L2924/1515Shape
    • H01L2924/15153Shape the die mounting substrate comprising a recess for hosting the device
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/151Die mounting substrate
    • H01L2924/1515Shape
    • H01L2924/15153Shape the die mounting substrate comprising a recess for hosting the device
    • H01L2924/15155Shape the die mounting substrate comprising a recess for hosting the device the shape of the recess being other than a cuboid
    • H01L2924/15156Side view
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/151Die mounting substrate
    • H01L2924/1515Shape
    • H01L2924/15158Shape the die mounting substrate being other than a cuboid
    • H01L2924/15159Side view
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/181Encapsulation
    • H01L2924/1815Shape
    • H01L2924/1816Exposing the passive side of the semiconductor or solid-state body
    • H01L2924/18162Exposing the passive side of the semiconductor or solid-state body of a chip with build-up interconnect

Abstract

PURPOSE: To improve semiconductor chips in their heat-radiating capability and to prevent the substrate potential from elevation by a method wherein the semiconductor chips are fixed tight by a conducting adhesive agent into recesses provided at specified locations on one main surface of a semiconductor master substrate.
CONSTITUTION: An integrated circuit of this design includes a plurality of semiconductor chips 2 consisting of semiconductor substrates of one conductivity type mounted with circuits or elements and a semiconductor master substrate 1 of the same conductivity type mounted with said semiconductor chips 2. The semiconductor chips 2 are fixed tight by an conducting adhesive agent 3 into recesses 11 provided at prescribed locations on one main surface of the semiconductor master substrate 1. The semiconductor chips 2 and the semiconductor master substrate 1 are integrated into one piece, thermally and electrically. In this way, the chips 2 are improved in their heat-radiating efficiency, and the potential level of the semiconductor master substrate 1 is prevented from elevation.
COPYRIGHT: (C)1989,JPO&Japio
JP8638188A 1988-04-08 1988-04-08 Wafer integration type integrated circuit Pending JPH01258458A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP8638188A JPH01258458A (en) 1988-04-08 1988-04-08 Wafer integration type integrated circuit

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP8638188A JPH01258458A (en) 1988-04-08 1988-04-08 Wafer integration type integrated circuit

Publications (1)

Publication Number Publication Date
JPH01258458A true true JPH01258458A (en) 1989-10-16

Family

ID=13885296

Family Applications (1)

Application Number Title Priority Date Filing Date
JP8638188A Pending JPH01258458A (en) 1988-04-08 1988-04-08 Wafer integration type integrated circuit

Country Status (1)

Country Link
JP (1) JPH01258458A (en)

Cited By (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2002532876A (en) * 1998-12-07 2002-10-02 ローベルト ボツシユ ゲゼルシヤフト ミツト ベシユレンクテル ハフツング How to casing enclosing the electronic components
JP2006054493A (en) * 2000-10-20 2006-02-23 Silverbrook Research Pty Ltd Multi-chip integrated circuit carrier
JP2006080555A (en) * 2000-10-20 2006-03-23 Silverbrook Research Pty Ltd Method of manufacturing integrated circuit carrier
JP2006080556A (en) * 2000-10-20 2006-03-23 Silverbrook Research Pty Ltd Integrated circuit carrier
JP2006245226A (en) * 2005-03-02 2006-09-14 Oki Electric Ind Co Ltd Semiconductor device and manufacturing method therefor
JP2012028692A (en) * 2010-07-27 2012-02-09 Sumitomo Electric Ind Ltd Semiconductor device and method of manufacturing the same
JP2013522917A (en) * 2010-04-06 2013-06-13 インテル コーポレイション Method for forming the metal filling the die backside film for electromagnetic interference shielding comprising a coreless package
JP2013524491A (en) * 2010-04-16 2013-06-17 インテル・コーポレーション Formation of functionalized carrier structure using coreless package

Cited By (14)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2002532876A (en) * 1998-12-07 2002-10-02 ローベルト ボツシユ ゲゼルシヤフト ミツト ベシユレンクテル ハフツング How to casing enclosing the electronic components
JP4528245B2 (en) * 2000-10-20 2010-08-18 シルバーブルック リサーチ ピーティワイ リミテッド Integrated circuit package
JP2006054493A (en) * 2000-10-20 2006-02-23 Silverbrook Research Pty Ltd Multi-chip integrated circuit carrier
JP2006080555A (en) * 2000-10-20 2006-03-23 Silverbrook Research Pty Ltd Method of manufacturing integrated circuit carrier
JP2006080556A (en) * 2000-10-20 2006-03-23 Silverbrook Research Pty Ltd Integrated circuit carrier
JP4528246B2 (en) * 2000-10-20 2010-08-18 シルバーブルック リサーチ ピーティワイ リミテッド Multi-chip integrated circuit package
JP4658772B2 (en) * 2000-10-20 2011-03-23 シルバーブルック リサーチ ピーティワイ リミテッド Method of fabricating an integrated circuit package
JP2006245226A (en) * 2005-03-02 2006-09-14 Oki Electric Ind Co Ltd Semiconductor device and manufacturing method therefor
JP4659488B2 (en) * 2005-03-02 2011-03-30 Okiセミコンダクタ株式会社 Semiconductor device and manufacturing method thereof
JP2013522917A (en) * 2010-04-06 2013-06-13 インテル コーポレイション Method for forming the metal filling the die backside film for electromagnetic interference shielding comprising a coreless package
JP2013524491A (en) * 2010-04-16 2013-06-17 インテル・コーポレーション Formation of functionalized carrier structure using coreless package
US8987065B2 (en) 2010-04-16 2015-03-24 Intel Corporation Forming functionalized carrier structures with coreless packages
US9257380B2 (en) 2010-04-16 2016-02-09 Intel Corporation Forming functionalized carrier structures with coreless packages
JP2012028692A (en) * 2010-07-27 2012-02-09 Sumitomo Electric Ind Ltd Semiconductor device and method of manufacturing the same

Similar Documents

Publication Publication Date Title
JPS633437A (en) Manufacture of semiconductor device
JPS59159565A (en) Magnetic detector
JPS6118164A (en) Semiconductor device
JPH01258457A (en) Semiconductor integrated circuit package structure and manufacture thereof
JPH04167719A (en) Data carrier
JPH038360A (en) Semiconductor device
JPH04127556A (en) Semiconductor integrated circuit
JPH0311666A (en) Semiconductor integrated circuit device
JPS5582448A (en) Master slice semiconductor integrated circuit
JPH02105532A (en) Semiconductor integrated circuit device
JPH03224261A (en) Semiconductor integrated circuit device
JPS5821854A (en) Semiconductor circuit element
JPS57118656A (en) Mounting structure of large scale integrated circuit (lsi)
JPH01253265A (en) Semiconductor device
JPH04260342A (en) Semiconductor integrated circuit device
JPS62260354A (en) Semiconductor device
JPS522173A (en) Semiconductor integrated circuit
JPH02281743A (en) Semiconductor device provided with electrode for ball-bonding
JPH0499051A (en) Film carrier mounting structure
JPS62260353A (en) Qsemiconductor device
JPH01218042A (en) Semiconductor device
JPS62244160A (en) Semiconductor device
JPS60120571A (en) Semiconductor integrated circuit device
JPS63308943A (en) Semiconductor device
JPS6336548A (en) Semiconductor device and manufacture thereof