JPH01222465A - Semiconductor device - Google Patents

Semiconductor device

Info

Publication number
JPH01222465A
JPH01222465A JP4897588A JP4897588A JPH01222465A JP H01222465 A JPH01222465 A JP H01222465A JP 4897588 A JP4897588 A JP 4897588A JP 4897588 A JP4897588 A JP 4897588A JP H01222465 A JPH01222465 A JP H01222465A
Authority
JP
Japan
Prior art keywords
inner lead
resin
lead
island
tab
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP4897588A
Other languages
Japanese (ja)
Inventor
Tsunemitsu Koda
國府田 恒充
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
NEC Corp
Original Assignee
NEC Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by NEC Corp filed Critical NEC Corp
Priority to JP4897588A priority Critical patent/JPH01222465A/en
Publication of JPH01222465A publication Critical patent/JPH01222465A/en
Pending legal-status Critical Current

Links

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/4805Shape
    • H01L2224/4809Loop shape
    • H01L2224/48091Arched
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/481Disposition
    • H01L2224/48151Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/48221Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/48245Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic
    • H01L2224/48247Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic connecting the wire to a bond pad of the item
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/49Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
    • H01L2224/491Disposition
    • H01L2224/4912Layout
    • H01L2224/49171Fan-out arrangements

Abstract

PURPOSE:To limit the thermal conduction capability of an inner lead providing the main path for heat conduction inward from the package exterior and to realize a device excellent in moisture-resistance by a method wherein an inner lead is smaller in cross section at a point near the outer circumference of a region where it is resin-sealed. CONSTITUTION:A semiconductor element 1 is fixed immovable to an island tab 2 with a silver paste or the like and is electrically connected to an inner lead 4 by a metal fine wire 3. The inner lead 4 is provided with a section 7, formed thinner than the other part of the inner lead 4, near the outer circumference of a resin-sealed region 5. Such a structure may be constructed with ease when the whole of a metal thin film is subjected to etching for the formation of the island tab 2, an inner lead 4, and an outer lead 6 and then a half-etching process is accomplished for rendering the inner lead 4 locally thin. This design limits the propagation inward of heat from the package exterior and realizes a device excellent in resistance to moisture.

Description

【発明の詳細な説明】 〔産業上の利用分野〕 本発明は樹脂封止型半導体装置に関し、特に面実装型パ
ッケージである樹脂封止型半導体装置に関するものであ
る。
DETAILED DESCRIPTION OF THE INVENTION [Industrial Field of Application] The present invention relates to a resin-sealed semiconductor device, and particularly to a resin-sealed semiconductor device that is a surface-mount package.

〔従来の技術〕[Conventional technology]

従来、樹脂封止型半導体装置においては、外部からの水
分に対する耐湿性劣化を防止するために内部リードを微
細化する方法がなされてきた。これは樹脂封止型半導体
装置における耐湿性劣化の原因となる水分の侵入経路の
内、特に重大な影響を持つ内部リードと樹脂界面の長さ
を大きくし、水分のパッケージ内部への到達を遅らせよ
うというものである。そのため、第3図に平面構造図と
して示したように樹脂封止部5内で内部リード4は曲折
して形成され、その終端から金属細線3を介してアイラ
ンドタブ2上の半導体素子1に電気的に接続されていた
Conventionally, in resin-sealed semiconductor devices, a method has been used to miniaturize internal leads in order to prevent deterioration of moisture resistance against external moisture. This increases the length of the internal lead and resin interface, which has a particularly serious effect on the moisture intrusion routes that cause moisture resistance deterioration in resin-sealed semiconductor devices, and delays moisture from reaching the inside of the package. That's what it's like. Therefore, as shown in the plan view of FIG. 3, the internal leads 4 are bent inside the resin sealing part 5, and the terminals of the internal leads 4 are electrically connected to the semiconductor element 1 on the island tab 2 via the thin metal wires 3. was connected.

〔発明が解決しようとする課題〕[Problem to be solved by the invention]

上述したような樹脂封止型半導体装置の耐湿性の劣化の
直接原因の一つは樹脂封止部の内部から外部へ延びるリ
ードによってパッケージ外部から内部へ熱が伝わり内部
リードの温度が上昇して内部リードと封止樹脂間の密着
性が劣化することにあった。また、上述した従来の手段
である内部リードの微細化は樹脂封止領域内での一本の
内部リード当りの占有面積が大きくなってしまうため、
小型パッケージや多数のリードを持つパッケージあるい
はパッケージに対して相対的に大きな半導体素子を搭載
しているような場合には適用できないという欠点があっ
た。
One of the direct causes of deterioration in moisture resistance of resin-sealed semiconductor devices as described above is that heat is transferred from the outside of the package to the inside of the package by the leads extending from the inside of the resin-sealed part to the outside, raising the temperature of the internal leads. The adhesion between the internal leads and the sealing resin deteriorated. Furthermore, the miniaturization of internal leads, which is the conventional method described above, increases the area occupied by each internal lead within the resin sealing area.
This method has the disadvantage that it cannot be applied to small packages, packages with a large number of leads, or cases where a relatively large semiconductor element is mounted on the package.

〔発明の目的〕[Purpose of the invention]

本発明は広範な種類のパッケージにおいて耐湿性に秀れ
た樹脂封止型半導体装置を提供することを目的とする。
An object of the present invention is to provide a resin-sealed semiconductor device with excellent moisture resistance in a wide variety of packages.

〔課題を解決するための手段〕[Means to solve the problem]

本発明による樹脂封止型半導体装置は、樹脂封止領域の
外縁部近傍の内部リードにおいて、少なくとも一部分の
断面積を他の部分より著しく減少させ、パッケージ外部
から内部への熱の伝播を制限することによって内部リー
ドと封止樹脂間の密着性の劣化を防止しパッケージ外部
からの水分の流入を阻止する構造を有する。
In the resin-sealed semiconductor device according to the present invention, the cross-sectional area of at least a portion of the internal lead near the outer edge of the resin-sealed region is significantly reduced compared to other portions, thereby restricting the propagation of heat from the outside of the package to the inside. This structure prevents deterioration of the adhesion between the internal leads and the sealing resin and prevents moisture from entering from outside the package.

〔実施例〕 第1図を参照して本発明の一実施例による樹脂封止型半
導体装置を説明する。
[Embodiment] A resin-sealed semiconductor device according to an embodiment of the present invention will be described with reference to FIG.

半導体素子1は銀ペーストなどによりアイランドタブ2
に固着されており金属細線3を介して内部リード4に電
気的に接続されている。この内部リード4は樹脂封止部
5の外縁部近傍でその板厚を減少させた部分7を持って
いる。尚、6は外部リードである。
The semiconductor element 1 is attached to an island tab 2 using silver paste or the like.
and is electrically connected to an internal lead 4 via a thin metal wire 3. The internal lead 4 has a portion 7 near the outer edge of the resin sealing portion 5 where the thickness is reduced. Note that 6 is an external lead.

このような構造は、金属薄片でアイランドタブ2、内部
リード4および外部リード6を形成する際に全面エツチ
ングして各部を形成し、本発明による内部リード4の板
厚を薄く構成する部分7についてはハーフエツチングを
行なうことにより容易に実現できる。
In this structure, each part is formed by etching the entire surface when forming the island tab 2, the inner lead 4, and the outer lead 6 using thin metal pieces, and the part 7 of the inner lead 4 according to the present invention is made thinner. can be easily realized by half-etching.

第2図を参照して本発明の第2の実施例を説明する。こ
の場合、内部リード4はその幅寸法を減少させた部分8
を樹脂封止領域5の外縁部近傍に持っており、さらに外
部リード6へと伸びている。
A second embodiment of the present invention will be described with reference to FIG. In this case, the inner lead 4 has a reduced width portion 8.
is located near the outer edge of the resin-sealed region 5 and further extends to the external lead 6.

この実施例では、幅寸法のみの加工となるため、通常の
リードフレーム製造方法の範囲内で、工程を追加する事
なくリードフレーム用マスクパターンを手直しするだけ
で容易に実現できる。
In this embodiment, since only the width dimension is processed, it can be easily realized within the range of normal lead frame manufacturing methods by simply modifying the lead frame mask pattern without adding any additional steps.

〔発明の効果〕〔Effect of the invention〕

以上に説明したように本発明では、内部リードの樹脂封
止領域の外縁部近傍にその断面積を減少させた部分を設
ける事により、パッケージ外部から内部への熱伝導の主
経路である内部リードの熱伝導を制限し、これにより内
部リードの温度が上昇し内部リードと封止樹脂間の密着
性が著しく劣化するのを阻止でき、よって水分のパッケ
ージ内部への到達を防止し、耐湿性に優れた樹脂封止型
半導体装置を提供できる。
As explained above, in the present invention, by providing a portion with a reduced cross-sectional area near the outer edge of the resin-sealed area of the internal lead, the internal lead, which is the main path of heat conduction from the outside to the inside of the package, is provided. This prevents the temperature of the internal leads from rising and the adhesion between the internal leads and the sealing resin to deteriorate significantly, thereby preventing moisture from reaching the inside of the package and improving moisture resistance. An excellent resin-sealed semiconductor device can be provided.

【図面の簡単な説明】[Brief explanation of the drawing]

第1図は本発明の一実施例の縦断面図、第2図は本発明
の第2の実施例の平面構造図、第3図は従来の技術であ
る内部パターンの微細化の一実施例である。 1・・・・・・半導体素子、2・・・・・・アイランド
タブ、3・・・・・・金属細線、4・・・・・・内部リ
ード、5・・団・樹脂封止部、6・・・・・・外部リー
ド、7・旧・・内部リードの板厚を減少させた部分、8
・・・・・・内部リードの幅寸法を縮小させた部分。 代理人 弁理士  内 原   音 序 1 回 第2回
FIG. 1 is a vertical cross-sectional view of an embodiment of the present invention, FIG. 2 is a plan view of the structure of a second embodiment of the present invention, and FIG. 3 is an example of miniaturization of internal patterns using conventional technology. It is. DESCRIPTION OF SYMBOLS 1...Semiconductor element, 2...Island tab, 3...Metal thin wire, 4...Internal lead, 5...Group/resin sealing part, 6... External lead, 7. Old... Portion with reduced plate thickness of internal lead, 8
・・・・・・Part where the width dimension of the internal lead is reduced. Agent Patent Attorney Uchihara Onjo 1st 2nd session

Claims (1)

【特許請求の範囲】[Claims]  半導体素子と、該半導体素子を搭載するアイランドタ
ブと、前記半導体素子と金属細線を介して電気的に接続
された内部リード部と、該半導体素子と該アイランドタ
ブと該金属細線と該内部リード部とを樹脂封止してなる
パッケージ部と、前記内部リード部から該パッケージ部
外へ延伸して設けられた外部リード部とを具備し、前記
内部リード部の少なくとも一部の断面積が他の内部リー
ド部の断面積よりも小さく形成されていることを特徴と
する半導体装置。
A semiconductor element, an island tab on which the semiconductor element is mounted, an internal lead portion electrically connected to the semiconductor element via a thin metal wire, the semiconductor element, the island tab, the thin metal wire, and the inner lead portion. and an external lead portion extending from the internal lead portion to the outside of the package portion, the cross-sectional area of at least a portion of the internal lead portion being A semiconductor device characterized in that the cross-sectional area of an internal lead portion is smaller than that of an internal lead portion.
JP4897588A 1988-03-01 1988-03-01 Semiconductor device Pending JPH01222465A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP4897588A JPH01222465A (en) 1988-03-01 1988-03-01 Semiconductor device

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP4897588A JPH01222465A (en) 1988-03-01 1988-03-01 Semiconductor device

Publications (1)

Publication Number Publication Date
JPH01222465A true JPH01222465A (en) 1989-09-05

Family

ID=12818262

Family Applications (1)

Application Number Title Priority Date Filing Date
JP4897588A Pending JPH01222465A (en) 1988-03-01 1988-03-01 Semiconductor device

Country Status (1)

Country Link
JP (1) JPH01222465A (en)

Similar Documents

Publication Publication Date Title
US4625227A (en) Resin molded type semiconductor device having a conductor film
US5583381A (en) Resin molded type-semiconductor device having a conductor film
JPH06209054A (en) Semiconductor device
US5229642A (en) Resin molded type semiconductor device having a conductor film
US5552639A (en) Resin molded type semiconductor device having a conductor film
KR950009625B1 (en) Glass seals seramic package
JPH01222465A (en) Semiconductor device
JPS5951139B2 (en) Manufacturing method for resin-encapsulated semiconductor devices
JPS5842246A (en) Semiconductor device
JP2002353395A (en) Manufacturing method of lead frame, the lead frame and semiconductor device
US20220328437A1 (en) Semiconductor device and method of manufacturing semiconductor device
JPH0685133A (en) Semiconductor integrated circuit device
JPS6112053A (en) Lead frame
US20080251907A1 (en) Electronic Device With Stress Relief Element
JPS5986251A (en) Leadframe for resin-sealed semiconductor device
JP2000328264A (en) Production of etching parts
JPH0254567A (en) Resin-sealed semiconductor device
JPH03280441A (en) Semiconductor device
JPS6367751A (en) Semiconductor device
JPS59144154A (en) Resin-sealed electronic device
KR0119759Y1 (en) Bottom Leaded Semiconductor Package
JPH0547924A (en) Semiconductor wafer
JPH01187959A (en) Resin seal type semiconductor device
JP2000012591A (en) Semiconductor chip, wiring board, semiconductor device and its manufacture
JPH05136321A (en) Lead frame and semiconductor device using same