JPH01154482U - - Google Patents
Info
- Publication number
- JPH01154482U JPH01154482U JP5058688U JP5058688U JPH01154482U JP H01154482 U JPH01154482 U JP H01154482U JP 5058688 U JP5058688 U JP 5058688U JP 5058688 U JP5058688 U JP 5058688U JP H01154482 U JPH01154482 U JP H01154482U
- Authority
- JP
- Japan
- Prior art keywords
- transistor
- control section
- pseudo error
- error input
- signal line
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
- 238000010586 diagram Methods 0.000 description 2
Landscapes
- Logic Circuits (AREA)
- Tests Of Electronic Circuits (AREA)
- Testing Or Measuring Of Semiconductors Or The Like (AREA)
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP5058688U JPH01154482U (ru) | 1988-04-15 | 1988-04-15 |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP5058688U JPH01154482U (ru) | 1988-04-15 | 1988-04-15 |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| JPH01154482U true JPH01154482U (ru) | 1989-10-24 |
Family
ID=31276624
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP5058688U Pending JPH01154482U (ru) | 1988-04-15 | 1988-04-15 |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPH01154482U (ru) |
-
1988
- 1988-04-15 JP JP5058688U patent/JPH01154482U/ja active Pending