JPH01135763U - - Google Patents
Info
- Publication number
- JPH01135763U JPH01135763U JP3183688U JP3183688U JPH01135763U JP H01135763 U JPH01135763 U JP H01135763U JP 3183688 U JP3183688 U JP 3183688U JP 3183688 U JP3183688 U JP 3183688U JP H01135763 U JPH01135763 U JP H01135763U
- Authority
- JP
- Japan
- Prior art keywords
- terminal
- inductance
- circuit
- wire
- circuit terminal
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
- 238000010586 diagram Methods 0.000 description 6
- 239000003990 capacitor Substances 0.000 description 1
Landscapes
- Structure Of Printed Boards (AREA)
Description
第1図は本考案の一実施例のインダクタンスを
持つ線材を用いてパターン間浮遊容量を補償した
ときの上面図、第2図はその縦断面図、第3図は
本実施例の等価回路図、第4図は第3図を集中浮
遊容量としてモデル化した場合の等価回路図、第
5図は第4図の等価回路をある定数に設定した場
合のインピーダンスの周波数特性の一例の図、第
6図は本実施例を用いる前の等価回路図、第7図
は第6図の等価回路を第5図と同じ定数に設定し
た場合のインピーダンスの周波数特性の一例の図
、第8図は本実施例と違えて、インダクタンスを
挿入した場合の等価回路図、第9図は第8図の等
価回路を第5図と同じ定数に設定した場合のイン
ピーダンスの周波数特性の一例の図である。
1,31,41,61,81……入力回路端末
、2,32,42,62,82……回路配線パタ
ーン、3,4……線材接続回路端末、5,34,
44,64,84……終端回路端末、6,36,
46,86……線材、17……アース回路、18
……プリント板、35〜39,45,65,85
……コンデンサ。
Fig. 1 is a top view of one embodiment of the present invention when stray capacitance between patterns is compensated using a wire with inductance, Fig. 2 is a vertical cross-sectional view thereof, and Fig. 3 is an equivalent circuit diagram of this embodiment. , Figure 4 is an equivalent circuit diagram when Figure 3 is modeled as a lumped stray capacitance, Figure 5 is an example of the frequency characteristic of impedance when the equivalent circuit in Figure 4 is set to a certain constant, Figure 6 is an equivalent circuit diagram before using this example, Figure 7 is an example of the frequency characteristic of impedance when the equivalent circuit in Figure 6 is set to the same constant as in Figure 5, and Figure 8 is the equivalent circuit diagram in this example. Unlike the example, FIG. 9 is an equivalent circuit diagram when an inductance is inserted. FIG. 9 is a diagram showing an example of frequency characteristics of impedance when the equivalent circuit of FIG. 8 is set to the same constant as FIG. 5. 1, 31, 41, 61, 81... Input circuit terminal, 2, 32, 42, 62, 82... Circuit wiring pattern, 3, 4... Wire connection circuit terminal, 5, 34,
44, 64, 84... Termination circuit terminal, 6, 36,
46, 86... Wire rod, 17... Earth circuit, 18
...Printed board, 35-39, 45, 65, 85
...Capacitor.
Claims (1)
回路端末と接続してアース回路との間で浮遊容量
を含む配線パターンと、その配線パターンと接続
してインダクタンスを持つ線材を通すことが可能
な第1の穴または端子と、プリント板上では直接
接続されないが前記第1の回路端末へ入力した信
号を終端する機能を持つ第2の回路端末と、この
第2の回路端末の近傍で、その第2の回路端末と
接続し前記インダクタンスを持つ線材を通すこと
が可能な第2の穴または端子を有し、前記インダ
クタンスを持つ線材を適当なインダクタンスを持
つように加工して前記第1と第2の穴または端子
とを接続することで、ある周波数帯域におけるイ
ンピーダンス特性に関して、前記配線パターンの
持つ浮遊容量を補償し、かつ、前記第1と第2の
回路端末をも持続する事を特徴とする浮遊容量補
償プリント板。 It is possible to run a wiring pattern that includes stray capacitance between the first circuit terminal that inputs any signal and the ground circuit connected to that circuit terminal, and a wire that has inductance connected to that wiring pattern. a first hole or terminal, a second circuit terminal that is not directly connected on the printed board but has a function of terminating the signal input to the first circuit terminal, and in the vicinity of the second circuit terminal, It has a second hole or terminal connected to the second circuit terminal and through which the wire having the inductance can be passed, and the wire having the inductance is processed to have an appropriate inductance, and the wire having the inductance is processed to have an appropriate inductance. By connecting the second hole or terminal, the stray capacitance of the wiring pattern is compensated for in terms of impedance characteristics in a certain frequency band, and the first and second circuit terminals are also maintained. Stray capacitance compensation printed board.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP3183688U JPH01135763U (en) | 1988-03-09 | 1988-03-09 |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP3183688U JPH01135763U (en) | 1988-03-09 | 1988-03-09 |
Publications (1)
Publication Number | Publication Date |
---|---|
JPH01135763U true JPH01135763U (en) | 1989-09-18 |
Family
ID=31257996
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP3183688U Pending JPH01135763U (en) | 1988-03-09 | 1988-03-09 |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPH01135763U (en) |
-
1988
- 1988-03-09 JP JP3183688U patent/JPH01135763U/ja active Pending
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JPH01135763U (en) | ||
JPS63128757U (en) | ||
JPH0542633Y2 (en) | ||
JPH0174622U (en) | ||
JPS6143315Y2 (en) | ||
JPS6312933U (en) | ||
JPS63152311U (en) | ||
JPH0197681U (en) | ||
JPS5893054U (en) | Local oscillation signal output circuit | |
JPS61126633U (en) | ||
JPS5899925U (en) | integrated circuit input circuit | |
JPH0346221U (en) | ||
JPH0379536U (en) | ||
JPS6082823U (en) | high frequency circuit | |
JPH0461925U (en) | ||
JPH01137612U (en) | ||
JPH03101571U (en) | ||
JPS60134336U (en) | receiving device | |
JPS60155217U (en) | noise filter | |
JPS61113418U (en) | ||
JPS63191702U (en) | ||
JPH0251409U (en) | ||
JPS62116534U (en) | ||
JPS5830345U (en) | tuner circuit | |
JPS61179873U (en) |