JPH01130564A - Image sensor - Google Patents

Image sensor

Info

Publication number
JPH01130564A
JPH01130564A JP62290376A JP29037687A JPH01130564A JP H01130564 A JPH01130564 A JP H01130564A JP 62290376 A JP62290376 A JP 62290376A JP 29037687 A JP29037687 A JP 29037687A JP H01130564 A JPH01130564 A JP H01130564A
Authority
JP
Japan
Prior art keywords
thin film
group
film transistor
wiring
photoelectric conversion
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP62290376A
Other languages
Japanese (ja)
Inventor
Kenji Morio
森尾 健二
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
TECH RES ASSOC CONDUCT INORG COMPO
Original Assignee
TECH RES ASSOC CONDUCT INORG COMPO
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by TECH RES ASSOC CONDUCT INORG COMPO filed Critical TECH RES ASSOC CONDUCT INORG COMPO
Priority to JP62290376A priority Critical patent/JPH01130564A/en
Publication of JPH01130564A publication Critical patent/JPH01130564A/en
Pending legal-status Critical Current

Links

Landscapes

  • Solid State Image Pick-Up Elements (AREA)

Abstract

PURPOSE:To arrange a gate electrode wiring and a drain electrode wiring at positions where they have no influence on each other, and reduce noise in a read signal, by forming a gate electrode wiring group between a photoelectric conversion element group and a thin film transistor group. CONSTITUTION:On a glass substrate 5, thin film transistors 7, are arranged, in parallel with photoelectric elements 6. Wirings 81 to gate electrodes 8 of the thin film transistors 7 are positioned between the elements 6 and the transistors 7. Wirings 101 from drain electrodes 10 for reading to an IC 12 are positioned distantly from the wirings 81 to the gate electrodes 8, so as to put the transistors 7 between them. Since the wirings 81 to the gate electrodes 8 of the thin film transistors 7 and the wirings from the drain electrodes 10 are separated so as to put the thin film transistors between them in the above manner, influence of noise upon the drain electrodes due to gate voltage fluctuation is reduced, and reading output with large signal to noise ratio can be obtained.

Description

【発明の詳細な説明】 [産業上の利用分野] 本発明は、フックシミ1ハ イメージスキャナ等の静止
画像読取装置に用いられるイメージセンサに関し、特に
読取ノイズの少ない光電変換素子を用いたイメージセン
サに関する。
Detailed Description of the Invention [Field of Industrial Application] The present invention relates to an image sensor used in a still image reading device such as a hook stain image scanner, and particularly to an image sensor using a photoelectric conversion element with low reading noise. .

[従来の技術] 従来、LEDアレーを用いて原稿面に光を照射し、該原
稿面からの反射光をレンズを用いてイメージセンサに結
像させ、該イメージセンサを用いて原稿面の情報を読み
取る、静止画像読取装置が知られている。
[Prior Art] Conventionally, an LED array is used to irradiate light onto the document surface, a lens is used to form an image of the reflected light from the document surface on an image sensor, and the image sensor is used to collect information on the document surface. Still image reading devices are known.

イメージセンサ自体は、第4図に示すようにガラス基板
(5)上に設けられた多数の光電変換素子(6)、と該
光電変換素子(6)と平行に形成された薄膜トランジス
タ(7)、および多数の配線群から出来ている。 (第
5図に等価回路図を示す。 ) 通常、該配線群としては、該光電変換素子(6)に蓄積
された電荷を薄膜トランジスタ(7)のソース電極(9
)へ導くソース電極配線(91)、薄膜トランジスタ(
7)のゲート電極(8)に信号を送るゲート電極配線(
81)、薄膜トランジスタ(7)のトレイン電極(10
)の電荷を外部のIC(アナログマルチプレクサ)(1
2)へ導くトレイン電極配線(101)等があり、ソー
ス電極配線(91)は光電変換素子(6)と薄膜トラン
ジスタ(7)の間に、またゲート電極配線(81)およ
びドレイン電極配線(101)は薄膜トランジスタ(7
)と外部のIC(アナログマルチプレクサ)(12)と
の間に薄膜配線として設けられている。
As shown in FIG. 4, the image sensor itself includes a large number of photoelectric conversion elements (6) provided on a glass substrate (5), a thin film transistor (7) formed in parallel with the photoelectric conversion elements (6), and a large number of wiring groups. (An equivalent circuit diagram is shown in FIG. 5.) Usually, the wiring group is used to transfer the charges accumulated in the photoelectric conversion element (6) to the source electrode (9) of the thin film transistor (7).
), the source electrode wiring (91) leading to the thin film transistor (
Gate electrode wiring (7) that sends a signal to the gate electrode (8)
81), train electrode (10) of thin film transistor (7)
) to an external IC (analog multiplexer) (1
There is a train electrode wiring (101) leading to 2), a source electrode wiring (91) between the photoelectric conversion element (6) and the thin film transistor (7), and a gate electrode wiring (81) and a drain electrode wiring (101). is a thin film transistor (7
) and an external IC (analog multiplexer) (12) as a thin film wiring.

今、光電変換素子(6)に光が入射されると、光電変換
素子(6)に入射光量に対応した電荷が蓄積される。薄
膜トランジスタのゲート電極(8)にゲート電圧を印加
すると、電荷がソース電極(9)からドレイン電極(1
0)へ移動する。
Now, when light is incident on the photoelectric conversion element (6), charges corresponding to the amount of incident light are accumulated in the photoelectric conversion element (6). When a gate voltage is applied to the gate electrode (8) of the thin film transistor, charge is transferred from the source electrode (9) to the drain electrode (1).
Move to 0).

移動した電荷は、ドレイン電極(10)からトレイン電
極配線(101)を通ってIC(アナログマルチプレク
サ)(12)により出力として読取られる。
The transferred charge passes from the drain electrode (10) through the train electrode wiring (101) and is read as an output by an IC (analog multiplexer) (12).

通常、この光電変換素子および薄膜トランジスタには、
多結晶シリコン(po 1y−3i)、  アモルファ
ス水素化シリコン(a−3i:H)や硫化カドミウム(
CdS)−セレン化カドミウム(CdSe)等が使われ
ている。しかし、従来の薄膜トランジスタには単結晶シ
リコンに比較すると移動度の遅い物質が使われているた
め、多数のイメージセンサ素子を設けたイメージセンサ
アレイでは、高速で動作させることができない。
Usually, this photoelectric conversion element and thin film transistor have
Polycrystalline silicon (po 1y-3i), amorphous hydrogenated silicon (a-3i:H) and cadmium sulfide (
CdS)-cadmium selenide (CdSe), etc. are used. However, because conventional thin film transistors use materials with slower mobility than single-crystal silicon, image sensor arrays with a large number of image sensor elements cannot operate at high speeds.

そこで、一連の光電変換素子と薄膜トランジスタを数ブ
ロックに分割して、1ブロツクの薄膜トランジスタを一
括して動作させて、lブロック毎に電荷をドレインの配
線の方へ移動し、外部のIC(アナログマルチプレクサ
”)(12)により順次読取る方式を用いている。
Therefore, the series of photoelectric conversion elements and thin film transistors is divided into several blocks, the thin film transistors in one block are operated all at once, the charge is transferred to the drain wiring for each block, and the electric charge is transferred to the external IC (analog multiplexer). ”) (12), a sequential reading method is used.

[発明が解決しようとする問題点コ しかしながら、上記従来のイメージセンサにおいては、
読取った信号にノイズを含みやすいという重大な問題点
があった。
[Problems to be solved by the invention] However, in the above conventional image sensor,
There was a serious problem in that the read signal was likely to contain noise.

[問題を解決するための手段] 上記従来の問題点を解決するために、本発明は絶縁基板
上に、光電変換素子群と、薄膜トランジスタ群と、該光
電変換素子群の各々の光電変換素子に蓄積された電荷を
該薄膜トランジスタ群のソース電極群へ導くソース電極
配線群と、該薄膜トランジスタ群のゲート電極群に信号
を送るゲート電極配線群と、該薄膜トランジスタ群のド
レイン電極群の電荷を外部のICへ導くドレイン電極配
線群とを有するイメージセンサにおいて、該ゲート電極
配線群を該光電変換素子群と該薄膜トランジスタ群との
間に形成させている。
[Means for Solving the Problems] In order to solve the above conventional problems, the present invention provides a photoelectric conversion element group, a thin film transistor group, and each photoelectric conversion element of the photoelectric conversion element group on an insulating substrate. A source electrode wiring group that guides accumulated charges to the source electrode group of the thin film transistor group, a gate electrode wiring group that sends a signal to the gate electrode group of the thin film transistor group, and a gate electrode wiring group that transfers the charges of the drain electrode group of the thin film transistor group to an external IC. In the image sensor, the gate electrode wiring group is formed between the photoelectric conversion element group and the thin film transistor group.

[作用] 本発明は、従来のイメージセンサにおいて、読み取り信
号にノイズを含みやすい原因が、薄膜トランジスタを動
作させるゲート電極への信号が、ゲート電極配線とドレ
イン電極配線が隣接して設けられているためにドレイン
電極配線にのって生していることに鑑みなされたもので
ある。
[Function] The present invention solves the problem that in conventional image sensors, the reason why the read signal tends to include noise is that the signal to the gate electrode that operates the thin film transistor is provided adjacent to the gate electrode wiring and the drain electrode wiring. This was done in consideration of the fact that the drain electrode wiring is exposed on the drain electrode wiring.

上記の従来のイメージセンサでは、光電変換素子(6〉
から薄膜トランジスタ(7)を介してドレイン電極(1
0)へ移動する電荷の移動量は、光電変換素子(6)の
容量とドレイン電極(lO)からIC(12)までの配
線容量で決っていた。
In the conventional image sensor described above, the photoelectric conversion element (6>
from the drain electrode (1) via the thin film transistor (7).
The amount of charge transferred to 0) was determined by the capacitance of the photoelectric conversion element (6) and the wiring capacitance from the drain electrode (lO) to the IC (12).

そこで、トレイン電極と相互の静電容量のある電極の電
圧の変動が生じると読取り出力にノイズとなって現われ
る。つまり、従来の様にゲート電極への配線(81)と
ドレイン電極からICへの配線(101)がマトリック
ス配線で構成されていると、2つの配線が近接している
ため、ゲート電圧の変動が読取り用のドレイン電極から
ICへの配線(15)側へ相互の静電容量を通じて伝わ
り、ノイズ成分となって現われていた。
Therefore, if a voltage variation occurs between the train electrode and the electrode having mutual capacitance, it appears as noise in the read output. In other words, if the wiring (81) to the gate electrode and the wiring (101) from the drain electrode to the IC are configured with matrix wiring as in the past, the two wirings are close to each other, so fluctuations in the gate voltage will occur. The noise was transmitted from the reading drain electrode to the wiring (15) to the IC through mutual capacitance, and appeared as a noise component.

本発明によれば、ゲート電極配線とドレイン電極配線と
をお互いに影響しない位置と出来るため、読み取り信号
のノイズを減少させることができる。
According to the present invention, since the gate electrode wiring and the drain electrode wiring can be located at positions where they do not influence each other, noise in read signals can be reduced.

[実施例] 以下に、本発明を実施例に基づき、さらに詳細に説明す
る。
[Examples] The present invention will be described in more detail below based on Examples.

本発明の実施例のイメージセンサは、第1図および第2
図に示すように絶縁性のガラス基板(5)上に多数の光
電変換素子(6)が1列に並び、それと並列に多数の薄
膜トランジスタ(7)が並んている。
The image sensor according to the embodiment of the present invention is shown in FIGS. 1 and 2.
As shown in the figure, a large number of photoelectric conversion elements (6) are lined up in a row on an insulating glass substrate (5), and a large number of thin film transistors (7) are lined up in parallel therewith.

薄膜トランジスタ(7)のゲート電極(8)への配線(
81)は光電変換素子(6)と薄膜トランジスタ(7)
の間に位置し、読取り用のドレイン電極(lO)からI
C(14)への配線(101)は薄膜トランジスタ(7
)を挟んでゲート電極への配線(81)と離れた位置に
ある。ゲート電圧の制御用のIC(シフトレジスタ)(
13)とドレイン電極(10)からの出力を順次読取る
ためのIC(12)が基板(5)にダイボンドされそれ
ぞれの配線を介して接続されている。
Wiring to the gate electrode (8) of the thin film transistor (7) (
81) is a photoelectric conversion element (6) and a thin film transistor (7)
located between the reading drain electrode (lO) and I
The wiring (101) to C (14) is the thin film transistor (7
) is located away from the wiring (81) to the gate electrode. IC (shift register) for controlling gate voltage (
13) and an IC (12) for sequentially reading outputs from the drain electrode (10) are die-bonded to the substrate (5) and connected via respective wirings.

光電変換素子く6)は、ガラス面からまたは素子面から
光を入射しても差し支えないが、この場合は素子面から
入射する構造にしている。
The photoelectric conversion element 6) may have a structure in which light enters from the glass surface or from the element surface, but in this case, light enters from the element surface.

各光電変換素子(6)は、第2図に示すようにガラス基
板(5)上に下部の個別電極となるCr電極(16)が
パターンニングされ、次にn型a−5i:H膜(23)
、i型a−Si:H膜(22)、p型a−3j膜(21
)が順次積層され、絶縁層となるa−SiN膜(17)
を介して共通電極となるITO電極(18)およびAI
配線(20)が積層されている。 (上記a−SiN膜
(17)は歪の小さい条件で成膜されることが好ましい
、 ) また、薄膜トランジスタ(7)の部分はガラス基板(5
)上にゲート電極となるCr電極(8)がパターンニン
グされ次にゲート絶misであるa−5iN(19)膜
、活性層であるi型a−3i:H膜(22)、  オー
ミックコンタクトをとるためのn型a−5i:H膜(2
3)が順次積層され、ソース電極(9)とドレイン電極
(lO)がAt膜(20)により形成されている。
Each photoelectric conversion element (6) is constructed by patterning a Cr electrode (16), which serves as a lower individual electrode, on a glass substrate (5) as shown in FIG. 23)
, i-type a-Si:H film (22), p-type a-3j film (21
) are sequentially laminated to form an insulating layer (17)
ITO electrode (18) which becomes a common electrode via
Wiring (20) is laminated. (The above a-SiN film (17) is preferably formed under conditions with small strain.) In addition, the thin film transistor (7) portion is formed on a glass substrate (5).
), a Cr electrode (8) that will become the gate electrode is patterned, and then the a-5iN (19) film that is the gate electrode, the i-type a-3i:H film (22) that is the active layer, and the ohmic contact. n-type a-5i:H film (2
3) are sequentially stacked, and a source electrode (9) and a drain electrode (lO) are formed of an At film (20).

ゲート電極への配線(81)および読取り用のドレイン
電極からICへの配線(101)は、Cr膜(16)と
At膜(20)が絶縁層のa−SiN膜く17)を介し
てマトリックス配線になっている。。
The wiring (81) to the gate electrode and the wiring (101) from the drain electrode for reading to the IC are formed by connecting a Cr film (16) and an At film (20) to a matrix via an insulating a-SiN film (17). It's wired. .

最後に、パシベーションとして全体にa−5iN膜(1
7)が施されている。
Finally, a-5iN film (1
7) has been applied.

ゲート電圧制御用のIC(13)と読取り用のIC(1
2)がダイボンドされ、それぞれの配線とワイヤーボン
ド(24)により接続されている。
IC for gate voltage control (13) and IC for reading (1
2) is die-bonded and connected to each wiring by a wire bond (24).

(第3図に等価回路図を示す。) 本実施例のイメージセンサは、薄膜トランジスタのゲー
ト電極への配線と、ドレイン電極からの配線を薄膜トラ
ンジスタを挟んで分けられているため、ゲート電圧の変
動によるドレイン電極へのノイズの影響が減少し、S/
N比の大きな読取り出力が得られるようになった。
(An equivalent circuit diagram is shown in Fig. 3.) In the image sensor of this example, the wiring to the gate electrode of the thin film transistor and the wiring from the drain electrode are separated with the thin film transistor in between. The influence of noise on the drain electrode is reduced, and S/
A readout output with a large N ratio can now be obtained.

[発明の効果] 本発明によれば、従来の薄膜トランジスタで駆動してい
たイメージセンサで問題となっていた読取り出力のノイ
ズを低減することができ、S/N比を向上できる。これ
により、濃淡のある原稿での階調読取りも楽に行え、ノ
イズ成分をカットするような補正回路を別個に設ける必
要もないためコスト的にも有利である。
[Effects of the Invention] According to the present invention, it is possible to reduce noise in read output, which has been a problem in image sensors driven by conventional thin film transistors, and improve the S/N ratio. As a result, gradation reading of originals with shading can be performed easily, and there is no need to provide a separate correction circuit for cutting noise components, which is advantageous in terms of cost.

【図面の簡単な説明】[Brief explanation of the drawing]

第1図は本発明の実施例のイメージセンサの平面図、第
2図は同イメージセンサの断面図、第3図は同イメージ
センサの等価回路図、第4図は従来のイメージセンサの
断面図、第5図は従来のイメージセンサの等価回路図で
ある。 (5)ガラス基板   (6)光電変換素子(7)薄膜
トランジスタ(8)ゲート電極(9)ソース電極   
(10)ドレイン電極(12)rc(アナログマルチプ
レクサ)(13)ゲート電圧制御用のIC (シフトレジスタ) (81)ゲート電極配線 (91)ソース電極配線 (101)ドレイン電極配線 (16,) Cr膜   (17)a−5iN膜(1B
)ITO膜 (19)ゲート絶縁膜(a−SiN膜)(20)At膜
 (21)P型a−5i:H膜(22)i型a−Si:
H膜 (23)n型a−Si:H膜 (24)ワイヤーボンド 第1図 第2図 第3図
FIG. 1 is a plan view of an image sensor according to an embodiment of the present invention, FIG. 2 is a sectional view of the same image sensor, FIG. 3 is an equivalent circuit diagram of the same image sensor, and FIG. 4 is a sectional view of a conventional image sensor. , FIG. 5 is an equivalent circuit diagram of a conventional image sensor. (5) Glass substrate (6) Photoelectric conversion element (7) Thin film transistor (8) Gate electrode (9) Source electrode
(10) Drain electrode (12) rc (analog multiplexer) (13) IC for gate voltage control (shift register) (81) Gate electrode wiring (91) Source electrode wiring (101) Drain electrode wiring (16,) Cr film (17) a-5iN film (1B
) ITO film (19) Gate insulating film (a-SiN film) (20) At film (21) P-type a-5i:H film (22) i-type a-Si:
H film (23) n-type a-Si:H film (24) Wire bond Figure 1 Figure 2 Figure 3

Claims (1)

【特許請求の範囲】[Claims] (1)絶縁基板上に、光電変換素子群(6)と、薄膜ト
ランジスタ群(7)と、該光電変換素子群(6)の各々
の光電変換素子に蓄積された電荷を該薄膜トランジスタ
群(7)のソース電極群(9)へ導くソース電極配線群
(91)と、該薄膜トランジスタ群(7)のゲート電極
群(8)に信号を送るゲート電極配線群(81)と、該
薄膜トランジスタ群(7)のドレイン電極群(10)の
電荷を外部のICへ導くドレイン電極配線群(101)
とを有するイメージセンサにおいて、該ゲート電極配線
群(81)が該光電変換素子群(6)と該薄膜トランジ
スタ群(7)との間に形成されていることを特徴とする
イメージセンサ。
(1) On an insulating substrate, a photoelectric conversion element group (6), a thin film transistor group (7), and charges accumulated in each photoelectric conversion element of the photoelectric conversion element group (6) are transferred to the thin film transistor group (7). A source electrode wiring group (91) that leads to the source electrode group (9) of the thin film transistor group (7), a gate electrode wiring group (81) that sends a signal to the gate electrode group (8) of the thin film transistor group (7), and a gate electrode wiring group (81) that leads to the source electrode group (9) of the thin film transistor group (7). A drain electrode wiring group (101) that guides the charge of the drain electrode group (10) to an external IC.
An image sensor characterized in that the gate electrode wiring group (81) is formed between the photoelectric conversion element group (6) and the thin film transistor group (7).
JP62290376A 1987-11-17 1987-11-17 Image sensor Pending JPH01130564A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP62290376A JPH01130564A (en) 1987-11-17 1987-11-17 Image sensor

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP62290376A JPH01130564A (en) 1987-11-17 1987-11-17 Image sensor

Publications (1)

Publication Number Publication Date
JPH01130564A true JPH01130564A (en) 1989-05-23

Family

ID=17755216

Family Applications (1)

Application Number Title Priority Date Filing Date
JP62290376A Pending JPH01130564A (en) 1987-11-17 1987-11-17 Image sensor

Country Status (1)

Country Link
JP (1) JPH01130564A (en)

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH0444163U (en) * 1990-08-20 1992-04-15
JPH04154166A (en) * 1990-10-18 1992-05-27 Fuji Xerox Co Ltd Image sensor

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH0444163U (en) * 1990-08-20 1992-04-15
JPH04154166A (en) * 1990-10-18 1992-05-27 Fuji Xerox Co Ltd Image sensor

Similar Documents

Publication Publication Date Title
US4461956A (en) Solid-state photoelectric converter
JPH022304B2 (en)
JPH05328010A (en) Image sensor
US4405857A (en) Solid-state photoelectric converter
JPS62145866A (en) Photoconductive sensor, method and apparatus for driving the same
US4876585A (en) Contact type image sensor with separate charge transfer device
US4788445A (en) Long array photoelectric converting apparatus with insulated matrix wiring
JPH022305B2 (en)
JPH01130564A (en) Image sensor
US4963955A (en) Photoelectric conversion apparatus
JPH0590557A (en) Photoelectric converter and data processor
JPH03120947A (en) Image sensor
JPS6258551B2 (en)
JPH0380385B2 (en)
JPS61280659A (en) Contact type image sensor
JPS60192361A (en) Color image senser
JPS62293766A (en) Photoelectric conversion device
JP2939505B2 (en) Image reading device
JP3094503B2 (en) Image reading apparatus and driving method thereof
JP3029117B2 (en) Thin film semiconductor device for optical sensor
JPH07273304A (en) Solid-state image sensor
JPH02111068A (en) Contact type image sensor
JPS6392053A (en) Image reading apparatus
JP2570054B2 (en) Solid-state image sensor
JPH02102573A (en) Contact type image sensor