JPH01127034U - - Google Patents
Info
- Publication number
- JPH01127034U JPH01127034U JP1988020794U JP2079488U JPH01127034U JP H01127034 U JPH01127034 U JP H01127034U JP 1988020794 U JP1988020794 U JP 1988020794U JP 2079488 U JP2079488 U JP 2079488U JP H01127034 U JPH01127034 U JP H01127034U
- Authority
- JP
- Japan
- Prior art keywords
- cpu
- runaway
- storage section
- detects
- watchdog timer
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
- 230000002265 prevention Effects 0.000 claims 1
- 238000010586 diagram Methods 0.000 description 2
Landscapes
- Storage Device Security (AREA)
- Debugging And Monitoring (AREA)
Description
第１図は本考案の第１の実施例を示した電気回
路図、第２図は本考案の第２の実施例を示した電
気回路図、第３図は第２図の動作を示したタイム
チヤートである。
１…ＣＰＵ、２…第１の記憶部、３…ウオツチ
ドツグタイマ、４…第２の記憶部、５…リセツト
回路。
Fig. 1 is an electrical circuit diagram showing the first embodiment of the present invention, Fig. 2 is an electrical circuit diagram showing the second embodiment of the invention, and Fig. 3 shows the operation of Fig. 2. It is a time chart. DESCRIPTION OF SYMBOLS 1... CPU, 2... First storage section, 3... Watchdog timer, 4... Second storage section, 5... Reset circuit.
Claims (1)
１の記憶部と、 上記ＣＰＵの暴走を検出するウオツチドツグタ
イマと、 このウオツチドツグタイマにより上記ＣＰＵの
暴走が検出されたときに第１の記憶部に記憶され
ているデータを記憶する第２の記憶部と、 この第２の記憶部にデータが書き込まれた後に
上記ＣＰＵをリセツトするリセツト回路とを具備
することを特徴とする暴走対策回路。[Scope of Claim for Utility Model Registration] A CPU (central processing circuit), a first storage unit that stores data through processing by the CPU, a watchdog timer that detects runaway of the CPU, and a watchdog timer that detects runaway of the CPU; a second storage section that stores the data stored in the first storage section when the runaway of the CPU is detected by the runaway timer; A runaway prevention circuit comprising a reset circuit for resetting a CPU.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP1988020794U JPH01127034U (en) | 1988-02-19 | 1988-02-19 |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP1988020794U JPH01127034U (en) | 1988-02-19 | 1988-02-19 |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| JPH01127034U true JPH01127034U (en) | 1989-08-30 |
Family
ID=31237459
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP1988020794U Pending JPH01127034U (en) | 1988-02-19 | 1988-02-19 |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPH01127034U (en) |
-
1988
- 1988-02-19 JP JP1988020794U patent/JPH01127034U/ja active Pending
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| JPH01127034U (en) | ||
| JPS58108724U (en) | Digital protective relay device | |
| JPH0292521U (en) | ||
| JPH033031U (en) | ||
| JPH01155549U (en) | ||
| JPS59142839U (en) | Program copy protection device | |
| JPH042145U (en) | ||
| JPS6082341U (en) | watchdog timer | |
| JPH01172152U (en) | ||
| JPS58139348U (en) | Fender mirror rotation device | |
| JPH02149445U (en) | ||
| JPS5958897U (en) | alarm device | |
| JPH03113409U (en) | ||
| JPS6055134U (en) | hand-held controller | |
| JPS59174627U (en) | Power supply sequence processing device | |
| JPH0467751U (en) | ||
| JPH02104410U (en) | ||
| JPH0433145U (en) | ||
| JPS59186130U (en) | Clutch pedal foot rest warning device | |
| JPS59104228U (en) | Processor runaway prevention device | |
| JPS63126941U (en) | ||
| JPH03110542U (en) | ||
| JPH01136965U (en) | ||
| JPS58195334U (en) | CPU reset circuit | |
| JPS63139647U (en) |