JP7737368B2 - 直列チェーン接続されるデバイスのための共通バスデータフロー - Google Patents

直列チェーン接続されるデバイスのための共通バスデータフロー

Info

Publication number
JP7737368B2
JP7737368B2 JP2022524077A JP2022524077A JP7737368B2 JP 7737368 B2 JP7737368 B2 JP 7737368B2 JP 2022524077 A JP2022524077 A JP 2022524077A JP 2022524077 A JP2022524077 A JP 2022524077A JP 7737368 B2 JP7737368 B2 JP 7737368B2
Authority
JP
Japan
Prior art keywords
downstream
upstream
frame
port
local
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active
Application number
JP2022524077A
Other languages
English (en)
Japanese (ja)
Other versions
JP2022553402A5 (enExample
JP2022553402A (ja
Inventor
シーカラ ヴィジャヤ
リウ シン
プラヨゴ ジャスティン
パレク シンジート
Original Assignee
テキサス インスツルメンツ インコーポレイテッド
日本テキサス・インスツルメンツ合同会社
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Priority claimed from US16/660,846 external-priority patent/US11171804B2/en
Application filed by テキサス インスツルメンツ インコーポレイテッド, 日本テキサス・インスツルメンツ合同会社 filed Critical テキサス インスツルメンツ インコーポレイテッド
Publication of JP2022553402A publication Critical patent/JP2022553402A/ja
Publication of JP2022553402A5 publication Critical patent/JP2022553402A5/ja
Application granted granted Critical
Publication of JP7737368B2 publication Critical patent/JP7737368B2/ja
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Classifications

    • GPHYSICS
    • G06COMPUTING OR CALCULATING; COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/38Information transfer, e.g. on bus
    • G06F13/40Bus structure
    • G06F13/4004Coupling between buses
    • G06F13/4022Coupling between buses using switching circuits, e.g. switching matrix, connection or expansion network
    • GPHYSICS
    • G06COMPUTING OR CALCULATING; COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/38Information transfer, e.g. on bus
    • G06F13/42Bus transfer protocol, e.g. handshake; Synchronisation
    • G06F13/4247Bus transfer protocol, e.g. handshake; Synchronisation on a daisy chain bus
    • GPHYSICS
    • G06COMPUTING OR CALCULATING; COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/38Information transfer, e.g. on bus
    • G06F13/42Bus transfer protocol, e.g. handshake; Synchronisation
    • G06F13/4265Bus transfer protocol, e.g. handshake; Synchronisation on a point to point bus
    • GPHYSICS
    • G06COMPUTING OR CALCULATING; COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/38Information transfer, e.g. on bus
    • G06F13/42Bus transfer protocol, e.g. handshake; Synchronisation
    • G06F13/4282Bus transfer protocol, e.g. handshake; Synchronisation on a serial bus, e.g. I2C bus, SPI bus
    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04LTRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L12/00Data switching networks
    • H04L12/28Data switching networks characterised by path configuration, e.g. LAN [Local Area Networks] or WAN [Wide Area Networks]
    • H04L12/40Bus networks
    • H04L12/40006Architecture of a communication node
    • H04L12/40039Details regarding the setting of the power status of a node according to activity on the bus
    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04LTRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L12/00Data switching networks
    • H04L12/28Data switching networks characterised by path configuration, e.g. LAN [Local Area Networks] or WAN [Wide Area Networks]
    • H04L12/40Bus networks
    • H04L2012/40267Bus for use in transportation systems
    • H04L2012/40273Bus for use in transportation systems the transportation system being a vehicle

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Mathematical Physics (AREA)
  • Computer Hardware Design (AREA)
  • Computer Networks & Wireless Communication (AREA)
  • Signal Processing (AREA)
  • Small-Scale Networks (AREA)
  • Two-Way Televisions, Distribution Of Moving Picture Or The Like (AREA)
JP2022524077A 2019-10-23 2020-10-23 直列チェーン接続されるデバイスのための共通バスデータフロー Active JP7737368B2 (ja)

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
US16/660,846 US11171804B2 (en) 2019-05-23 2019-10-23 Common bus data flow for serially chained devices
US16/660,846 2019-10-23
PCT/US2020/056968 WO2021081269A1 (en) 2019-10-23 2020-10-23 Common bus data flow for serially chained devices

Publications (3)

Publication Number Publication Date
JP2022553402A JP2022553402A (ja) 2022-12-22
JP2022553402A5 JP2022553402A5 (enExample) 2023-10-25
JP7737368B2 true JP7737368B2 (ja) 2025-09-10

Family

ID=75620825

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2022524077A Active JP7737368B2 (ja) 2019-10-23 2020-10-23 直列チェーン接続されるデバイスのための共通バスデータフロー

Country Status (3)

Country Link
EP (1) EP4049144B1 (enExample)
JP (1) JP7737368B2 (enExample)
WO (1) WO2021081269A1 (enExample)

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN114416369B (zh) * 2022-01-19 2024-04-26 重庆长安汽车股份有限公司 一种仪表内部数据分发方法及系统

Citations (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20070255885A1 (en) 2006-04-27 2007-11-01 Standard Microsystems Corporation System and method for universal serial bus hub port reversal
US20090319714A1 (en) 2004-08-31 2009-12-24 Ralph James System and method for transmitting data packets in a computer system having a memory hub architecture
US20100155493A1 (en) 2001-12-31 2010-06-24 Patrick Gene Russell Apparatus and method for controlling data transmission
US20130191570A1 (en) 2010-01-12 2013-07-25 Synerchip Co., Ltd. MULTI-MEDIA USB DATA TRANSFER OVER DIGITAL INTERACTION INTERFACE FOR VIDEO AND AUDIO (DiiVA)
JP2016161985A (ja) 2015-02-26 2016-09-05 キヤノン株式会社 データ処理装置、並びに、制御装置およびその方法
JP2017135711A (ja) 2016-01-29 2017-08-03 アナログ・デバイシズ・インコーポレーテッド スレーブ対スレーブ同期通信
US20180060269A1 (en) 2016-08-25 2018-03-01 Analog Devices, Inc. Systems and techniques for remote bus enable
US20190058675A1 (en) 2017-08-18 2019-02-21 Nils Endric Schubert Heterogeneous Packet-Based Transport

Family Cites Families (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP5638095B2 (ja) 2010-03-10 2014-12-10 ナショナル セミコンダクター コーポレーションNational Semiconductor Corporation 共通の導体ペアを介して同時双方向通信を提供するデータ信号トランシーバ回路
EP2614430A1 (en) * 2010-09-10 2013-07-17 SMSC Holdings S.à.r.l. Monitor chaining and docking mechanism
US10649948B2 (en) 2011-10-05 2020-05-12 Analog Devices, Inc. Two-wire communication systems and applications
KR102573758B1 (ko) * 2016-08-24 2023-09-04 삼성전자주식회사 다중 디스플레이 시스템을 구성하는 디스플레이 장치 및 그 제어 방법

Patent Citations (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20100155493A1 (en) 2001-12-31 2010-06-24 Patrick Gene Russell Apparatus and method for controlling data transmission
US20090319714A1 (en) 2004-08-31 2009-12-24 Ralph James System and method for transmitting data packets in a computer system having a memory hub architecture
US20070255885A1 (en) 2006-04-27 2007-11-01 Standard Microsystems Corporation System and method for universal serial bus hub port reversal
US20130191570A1 (en) 2010-01-12 2013-07-25 Synerchip Co., Ltd. MULTI-MEDIA USB DATA TRANSFER OVER DIGITAL INTERACTION INTERFACE FOR VIDEO AND AUDIO (DiiVA)
JP2016161985A (ja) 2015-02-26 2016-09-05 キヤノン株式会社 データ処理装置、並びに、制御装置およびその方法
JP2017135711A (ja) 2016-01-29 2017-08-03 アナログ・デバイシズ・インコーポレーテッド スレーブ対スレーブ同期通信
US20180060269A1 (en) 2016-08-25 2018-03-01 Analog Devices, Inc. Systems and techniques for remote bus enable
US20190058675A1 (en) 2017-08-18 2019-02-21 Nils Endric Schubert Heterogeneous Packet-Based Transport

Also Published As

Publication number Publication date
EP4049144B1 (en) 2025-08-13
EP4049144A4 (en) 2022-12-07
WO2021081269A1 (en) 2021-04-29
JP2022553402A (ja) 2022-12-22
EP4049144A1 (en) 2022-08-31

Similar Documents

Publication Publication Date Title
US11736313B2 (en) Common bus data flow for serially chained devices
US11483517B2 (en) Selected forwarding between serially chained devices
KR101585065B1 (ko) 통신 시스템, 하이브리드 링크, 통신 노드, 통신 방법과, 송신 및 수신 방법
US20020049879A1 (en) Cable and connection with integrated DVI and IEEE 1394 capabilities
US9563582B2 (en) Modular device, system, and method for reconfigurable data distribution
CN116962646A (zh) 一种视频传输系统、方法及车辆
JP7832281B2 (ja) 直列連鎖デバイス間の選択モード信号転送
CN114374837B (zh) 一种链路速率和分辨率自适应的多路arinc818测试系统
JP7737368B2 (ja) 直列チェーン接続されるデバイスのための共通バスデータフロー
US20080181242A1 (en) Communications gateway between two entities
CN107947900B (zh) 一种用于advb协议的端口状态机控制电路
US20090282177A1 (en) Apparatus and method for signal transmission in embedded system
US10860503B2 (en) Virtual pipe for connecting devices
CN116527831B (zh) 一种实现高速率和低功耗双向读写的数据传输系统以及信号发生器
CN223758310U (zh) 一种支持多路4:4:4原画质图像信号输出的传输装置
CN119561798B (zh) 汽车显示驱动系统及其信号传输方法、待显示信号的驱动方法、车辆
TWI915921B (zh) 全雙工鏈路上以菊鍊連接至其他節點的節點、操作在全雙工鏈路上以菊鍊連接至其他節點之節點的方法以及同步全雙工菊鍊通訊系統
CN121923779A (zh) 装置间的接口通信方法、装置和设备
CN117690360A (zh) 显示器控制卡及控制装置
CN102420964A (zh) 实时高清视频发送器
CN119396038A (zh) 一种基于TJA1080的FlexRay节点驱动电路
Jin et al. A 720Mbps fast auxiliary channel design for DisplayPort 1.2

Legal Events

Date Code Title Description
A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A821

Effective date: 20220425

A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20231017

A621 Written request for application examination

Free format text: JAPANESE INTERMEDIATE CODE: A621

Effective date: 20231017

A131 Notification of reasons for refusal

Free format text: JAPANESE INTERMEDIATE CODE: A131

Effective date: 20250108

A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20250326

A131 Notification of reasons for refusal

Free format text: JAPANESE INTERMEDIATE CODE: A131

Effective date: 20250702

A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20250703

TRDD Decision of grant or rejection written
A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

Effective date: 20250730

A61 First payment of annual fees (during grant procedure)

Free format text: JAPANESE INTERMEDIATE CODE: A61

Effective date: 20250829

R150 Certificate of patent or registration of utility model

Ref document number: 7737368

Country of ref document: JP

Free format text: JAPANESE INTERMEDIATE CODE: R150