JP7582471B2 - シミュレーテッドアニーリング装置およびシミュレーテッドアニーリング方法 - Google Patents
シミュレーテッドアニーリング装置およびシミュレーテッドアニーリング方法 Download PDFInfo
- Publication number
- JP7582471B2 JP7582471B2 JP2023528924A JP2023528924A JP7582471B2 JP 7582471 B2 JP7582471 B2 JP 7582471B2 JP 2023528924 A JP2023528924 A JP 2023528924A JP 2023528924 A JP2023528924 A JP 2023528924A JP 7582471 B2 JP7582471 B2 JP 7582471B2
- Authority
- JP
- Japan
- Prior art keywords
- solution
- sat
- combinatorial optimization
- optimization problem
- simulated annealing
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Active
Links
Images
Classifications
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06N—COMPUTING ARRANGEMENTS BASED ON SPECIFIC COMPUTATIONAL MODELS
- G06N5/00—Computing arrangements using knowledge-based models
- G06N5/01—Dynamic search techniques; Heuristics; Dynamic trees; Branch-and-bound
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06N—COMPUTING ARRANGEMENTS BASED ON SPECIFIC COMPUTATIONAL MODELS
- G06N10/00—Quantum computing, i.e. information processing based on quantum-mechanical phenomena
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06N—COMPUTING ARRANGEMENTS BASED ON SPECIFIC COMPUTATIONAL MODELS
- G06N10/00—Quantum computing, i.e. information processing based on quantum-mechanical phenomena
- G06N10/80—Quantum programming, e.g. interfaces, languages or software-development kits for creating or handling programs capable of running on quantum computers; Platforms for simulating or accessing quantum computers, e.g. cloud-based quantum computing
Landscapes
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Physics & Mathematics (AREA)
- Software Systems (AREA)
- Computing Systems (AREA)
- Data Mining & Analysis (AREA)
- Evolutionary Computation (AREA)
- General Engineering & Computer Science (AREA)
- Mathematical Physics (AREA)
- Artificial Intelligence (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- Mathematical Analysis (AREA)
- Mathematical Optimization (AREA)
- Pure & Applied Mathematics (AREA)
- Computational Mathematics (AREA)
- Computational Linguistics (AREA)
- Management, Administration, Business Operations System, And Electronic Commerce (AREA)
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| PCT/JP2021/023239 WO2022264414A1 (ja) | 2021-06-18 | 2021-06-18 | シミュレーテッドアニーリング装置およびシミュレーテッドアニーリング方法 |
Publications (3)
| Publication Number | Publication Date |
|---|---|
| JPWO2022264414A1 JPWO2022264414A1 (https=) | 2022-12-22 |
| JPWO2022264414A5 JPWO2022264414A5 (https=) | 2024-02-08 |
| JP7582471B2 true JP7582471B2 (ja) | 2024-11-13 |
Family
ID=84525980
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP2023528924A Active JP7582471B2 (ja) | 2021-06-18 | 2021-06-18 | シミュレーテッドアニーリング装置およびシミュレーテッドアニーリング方法 |
Country Status (3)
| Country | Link |
|---|---|
| US (1) | US20240289640A1 (https=) |
| JP (1) | JP7582471B2 (https=) |
| WO (1) | WO2022264414A1 (https=) |
Families Citing this family (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JP2025136252A (ja) * | 2024-03-07 | 2025-09-19 | 東芝情報システム株式会社 | 検証システム及び検証方法 |
| EP4718303A1 (en) * | 2024-09-26 | 2026-04-01 | Multiverse Computing S.L. | An encryption system and method for quantum annealers |
| CN119861769B (zh) * | 2025-03-24 | 2025-07-04 | 武汉克莱美特环境设备有限公司 | 一种试验箱温度智能调控方法 |
Citations (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JP2007524165A (ja) | 2004-01-22 | 2007-08-23 | エヌイーシー ラボラトリーズ アメリカ インク | 有限メモリ検査における埋込みメモリの効率的なモデリング方法 |
| JP2015172873A (ja) | 2014-03-12 | 2015-10-01 | 富士通株式会社 | 検証プログラム、検証方法および検証装置 |
| JP2020201598A (ja) | 2019-06-06 | 2020-12-17 | 株式会社東芝 | 情報処理装置、puboソルバ、情報処理方法およびプログラム |
-
2021
- 2021-06-18 US US18/569,705 patent/US20240289640A1/en active Pending
- 2021-06-18 JP JP2023528924A patent/JP7582471B2/ja active Active
- 2021-06-18 WO PCT/JP2021/023239 patent/WO2022264414A1/ja not_active Ceased
Patent Citations (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JP2007524165A (ja) | 2004-01-22 | 2007-08-23 | エヌイーシー ラボラトリーズ アメリカ インク | 有限メモリ検査における埋込みメモリの効率的なモデリング方法 |
| JP2015172873A (ja) | 2014-03-12 | 2015-10-01 | 富士通株式会社 | 検証プログラム、検証方法および検証装置 |
| JP2020201598A (ja) | 2019-06-06 | 2020-12-17 | 株式会社東芝 | 情報処理装置、puboソルバ、情報処理方法およびプログラム |
Non-Patent Citations (1)
| Title |
|---|
| 土居 翼 外2名,シフトスケジューリング問題に対する分解法の検討,第58回 システム制御情報学会 研究発表講演会講演論文集,2014年05月23日,予稿集2014-10024-087 |
Also Published As
| Publication number | Publication date |
|---|---|
| US20240289640A1 (en) | 2024-08-29 |
| WO2022264414A1 (ja) | 2022-12-22 |
| JPWO2022264414A1 (https=) | 2022-12-22 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| JP7234370B2 (ja) | ニューラルネットワークを使用した集積回路フロアプランの生成 | |
| CN113544711B (zh) | 用于使用聚类收缩的混合算法系统和方法 | |
| JP7520995B2 (ja) | ニューラルネットワークを使った集積回路配置の生成 | |
| Goldie et al. | Placement optimization with deep reinforcement learning | |
| JP7582471B2 (ja) | シミュレーテッドアニーリング装置およびシミュレーテッドアニーリング方法 | |
| Hattori et al. | Quantum circuit optimization by changing the gate order for 2D nearest neighbor architectures | |
| US11741282B2 (en) | Reinforcement learning-based adjustment of digital circuits | |
| Beerel et al. | Opportunities for machine learning in electronic design automation | |
| WO2025030812A1 (zh) | 芯片布局及训练方法、电子设备、存储介质和芯片系统 | |
| CN119378485B (zh) | FinFET工艺标准单元布线控制方法及相关设备 | |
| WO2022266231A1 (en) | Machine-learning-based power/ground (p/g) via removal | |
| JP2025045980A (ja) | 組合せ最適化問題求解装置および組合せ最適化問題求解方法 | |
| Chitty et al. | Applying a quantum annealer to the traffic assignment problem | |
| Wu et al. | X-architecture Steiner minimal tree construction based on discrete differential evolution | |
| Xia et al. | An integrated optimization approach for nanohybrid circuit cell mapping | |
| Chen et al. | Timing-driven X-architecture Steiner minimum tree construction based on social learning multi-objective particle swarm optimization | |
| US20250036991A1 (en) | Efficient scheduling of pauli-terms for quantum computing | |
| US20250036989A1 (en) | Efficient hamiltonian exponentiation in a quantum circuit | |
| US20240095424A1 (en) | Alignment Cost for Integrated Circuit Placement | |
| CN118503482A (zh) | 布尔可满足性问题求解器的运算时间预测方法及相关设备 | |
| TWI774307B (zh) | 用於確定與目標電路有關的約束的系統和方法 | |
| Dash et al. | Unlocking Modern VLSI Placement with Cutting-Edge GPU Acceleration Integrated with Deep Learning Tool Kit | |
| Goel | A Novel Architectural Framework for 2-D Global Routing Using Hybrid Biogeography-Based Optimization and Maze Routing Algorithm | |
| Wang et al. | Ai-assisted routing | |
| Yu et al. | Optimal Qubit Reuse for Quantum Computation with Gate Reordering and Eager Measurement |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| A521 | Request for written amendment filed |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20231102 |
|
| A621 | Written request for application examination |
Free format text: JAPANESE INTERMEDIATE CODE: A621 Effective date: 20231102 |
|
| A131 | Notification of reasons for refusal |
Free format text: JAPANESE INTERMEDIATE CODE: A131 Effective date: 20240806 |
|
| A521 | Request for written amendment filed |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20240826 |
|
| TRDD | Decision of grant or rejection written | ||
| A01 | Written decision to grant a patent or to grant a registration (utility model) |
Free format text: JAPANESE INTERMEDIATE CODE: A01 Effective date: 20241001 |
|
| A61 | First payment of annual fees (during grant procedure) |
Free format text: JAPANESE INTERMEDIATE CODE: A61 Effective date: 20241014 |
|
| R150 | Certificate of patent or registration of utility model |
Ref document number: 7582471 Country of ref document: JP Free format text: JAPANESE INTERMEDIATE CODE: R150 |