JP7433344B2 - 可変レートリフレッシュディスプレイのためのフレーム再生 - Google Patents

可変レートリフレッシュディスプレイのためのフレーム再生 Download PDF

Info

Publication number
JP7433344B2
JP7433344B2 JP2021571832A JP2021571832A JP7433344B2 JP 7433344 B2 JP7433344 B2 JP 7433344B2 JP 2021571832 A JP2021571832 A JP 2021571832A JP 2021571832 A JP2021571832 A JP 2021571832A JP 7433344 B2 JP7433344 B2 JP 7433344B2
Authority
JP
Japan
Prior art keywords
display
frame
display device
gpu
refresh
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active
Application number
JP2021571832A
Other languages
English (en)
Japanese (ja)
Other versions
JP2022536283A (ja
JP2022536283A5 (https=
Inventor
ダブリューエル． クー アンソニー
アザー フセイン サイド
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
ATI Technologies ULC
Original Assignee
ATI Technologies ULC
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by ATI Technologies ULC filed Critical ATI Technologies ULC
Publication of JP2022536283A publication Critical patent/JP2022536283A/ja
Publication of JP2022536283A5 publication Critical patent/JP2022536283A5/ja
Application granted granted Critical
Publication of JP7433344B2 publication Critical patent/JP7433344B2/ja
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Classifications

    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G3/00—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes
    • G09G3/20—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters
    • G09G3/2092—Details of a display terminals using a flat panel, the details relating to the control arrangement of the display terminal and to the interfaces thereto
    • G09G3/2096—Details of the interface to the display terminal specific for a flat panel
    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G5/00—Control arrangements or circuits for visual indicators common to cathode-ray tube indicators and other visual indicators
    • G09G5/003—Details of a display terminal, the details relating to the control arrangement of the display terminal and to the interfaces thereto
    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G5/00—Control arrangements or circuits for visual indicators common to cathode-ray tube indicators and other visual indicators
    • G09G5/36—Control arrangements or circuits for visual indicators common to cathode-ray tube indicators and other visual indicators characterised by the display of a graphic pattern, e.g. using an all-points-addressable [APA] memory
    • G09G5/363—Graphics controllers
    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G5/00—Control arrangements or circuits for visual indicators common to cathode-ray tube indicators and other visual indicators
    • G09G5/003—Details of a display terminal, the details relating to the control arrangement of the display terminal and to the interfaces thereto
    • G09G5/006—Details of the interface to the display terminal
    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G5/00—Control arrangements or circuits for visual indicators common to cathode-ray tube indicators and other visual indicators
    • G09G5/12—Synchronisation between the display unit and other units, e.g. other display units, video-disc players
    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G5/00—Control arrangements or circuits for visual indicators common to cathode-ray tube indicators and other visual indicators
    • G09G5/36—Control arrangements or circuits for visual indicators common to cathode-ray tube indicators and other visual indicators characterised by the display of a graphic pattern, e.g. using an all-points-addressable [APA] memory
    • G09G5/39—Control of the bit-mapped memory
    • G09G5/395—Arrangements specially adapted for transferring the contents of the bit-mapped memory to the screen
    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G2310/00—Command of the display device
    • G09G2310/08—Details of timing specific for flat panels, other than clock recovery
    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G2320/00—Control of display operating conditions
    • G09G2320/02—Improving the quality of display appearance
    • G09G2320/0247—Flicker reduction other than flicker reduction circuits used for single beam cathode-ray tubes
    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G2320/00—Control of display operating conditions
    • G09G2320/10—Special adaptations of display systems for operation with variable images
    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G2320/00—Control of display operating conditions
    • G09G2320/10—Special adaptations of display systems for operation with variable images
    • G09G2320/103—Detection of image changes, e.g. determination of an index representative of the image change
    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G2340/00—Aspects of display data processing
    • G09G2340/04—Changes in size, position or resolution of an image
    • G09G2340/0407—Resolution change, inclusive of the use of different resolutions for different screen areas
    • G09G2340/0435—Change or adaptation of the frame rate of the video stream
    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G2360/00—Aspects of the architecture of display systems
    • G09G2360/18—Use of a frame buffer in a display terminal, inclusive of the display panel

Landscapes

  • Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • General Physics & Mathematics (AREA)
  • Theoretical Computer Science (AREA)
  • Computer Graphics (AREA)
  • Multimedia (AREA)
  • Controls And Circuits For Display Device (AREA)
  • Digital Computer Display Output (AREA)
JP2021571832A 2019-06-10 2020-06-08 可変レートリフレッシュディスプレイのためのフレーム再生 Active JP7433344B2 (ja)

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
US16/436,876 US11295660B2 (en) 2019-06-10 2019-06-10 Frame replay for variable rate refresh display
US16/436,876 2019-06-10
PCT/IB2020/055384 WO2020250117A1 (en) 2019-06-10 2020-06-08 Frame replay for variable rate refresh display

Publications (3)

Publication Number Publication Date
JP2022536283A JP2022536283A (ja) 2022-08-15
JP2022536283A5 JP2022536283A5 (https=) 2023-06-12
JP7433344B2 true JP7433344B2 (ja) 2024-02-19

Family

ID=73650731

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2021571832A Active JP7433344B2 (ja) 2019-06-10 2020-06-08 可変レートリフレッシュディスプレイのためのフレーム再生

Country Status (6)

Country Link
US (2) US11295660B2 (https=)
EP (1) EP3980987A4 (https=)
JP (1) JP7433344B2 (https=)
KR (1) KR102617850B1 (https=)
CN (1) CN113950716A (https=)
WO (1) WO2020250117A1 (https=)

Families Citing this family (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US11025858B2 (en) * 2019-08-08 2021-06-01 Netflix, Inc. Frame rate conversion
WO2023043458A1 (en) * 2021-09-17 2023-03-23 Hewlett-Packard Development Company, L.P. Artifacts corrections in images
US11842669B1 (en) * 2022-06-30 2023-12-12 Microsoft Technology Licensing, Llc Independent refresh rate for multiple monitors
TWI892159B (zh) * 2023-06-19 2025-08-01 瑞昱半導體股份有限公司 協定轉換電路及協定轉換方法

Citations (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2007164071A (ja) 2005-12-16 2007-06-28 Toshiba Corp 情報処理装置および動作速度制御方法
US20120147020A1 (en) 2010-12-13 2012-06-14 Ati Technologies Ulc Method and apparatus for providing indication of a static frame
US20140002739A1 (en) 2012-06-28 2014-01-02 Seh Kwa Method and apparatus for reducing power usage during video presentation on a display
US20150348509A1 (en) 2014-05-30 2015-12-03 Nvidia Corporation Dynamic frame repetition in a variable refresh rate system
US20170249920A1 (en) 2016-02-25 2017-08-31 Nvidia Corporation Variable refresh rate video capture and playback

Family Cites Families (19)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6147695A (en) * 1996-03-22 2000-11-14 Silicon Graphics, Inc. System and method for combining multiple video streams
EP1160759A3 (en) 2000-05-31 2008-11-26 Panasonic Corporation Image output device and image output control method
US7583299B2 (en) * 2004-01-14 2009-09-01 Casio Computer Co., Ltd. Moving image recording apparatus with a stream recording function of a moving image
CN100593188C (zh) * 2004-05-19 2010-03-03 索尼计算机娱乐公司 图像帧处理方法及向各种显示器显示活动图像的设备
JP4303743B2 (ja) * 2006-10-04 2009-07-29 シャープ株式会社 画像表示装置及び方法、画像処理装置及び方法
US20080100636A1 (en) * 2006-10-31 2008-05-01 Jiin Lai Systems and Methods for Low-Power Computer Operation
US8274501B2 (en) * 2008-11-18 2012-09-25 Intel Corporation Techniques to control self refresh display functionality
US9179122B2 (en) * 2008-12-04 2015-11-03 Nec Corporation Image transmission system, image transmission apparatus and image transmission method
US8982209B2 (en) * 2009-10-30 2015-03-17 Verint Systems Inc. Method and apparatus for operating a video system
US9196216B2 (en) * 2011-12-07 2015-11-24 Parade Technologies, Ltd. Frame buffer management and self-refresh control in a self-refresh display system
US9251552B2 (en) 2012-06-28 2016-02-02 Intel Corporation Method and apparatus for managing image data for presentation on a display
EP2893529B1 (en) * 2012-09-05 2020-01-15 ATI Technologies ULC Method and device for selective display refresh
US9524008B1 (en) * 2012-09-11 2016-12-20 Pixelworks, Inc. Variable frame rate timing controller for display devices
US9332216B2 (en) * 2014-03-12 2016-05-03 Sony Computer Entertainment America, LLC Video frame rate compensation through adjustment of vertical blanking
US9837030B2 (en) * 2014-05-22 2017-12-05 Nvidia Corporation Refresh rate dependent adaptive dithering for a variable refresh rate display
US10096080B2 (en) * 2014-06-27 2018-10-09 Intel Corporation Power optimization with dynamic frame rate support
US9652816B1 (en) 2014-09-29 2017-05-16 Apple Inc. Reduced frame refresh rate
KR102305765B1 (ko) 2015-03-27 2021-09-28 삼성전자주식회사 전자 장치 및 전자 장치에서의 디스플레이 제어 방법
KR102350954B1 (ko) * 2017-08-22 2022-01-14 삼성전자주식회사 메시지를 전송하는 전자 장치 및 그 동작 방법

Patent Citations (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2007164071A (ja) 2005-12-16 2007-06-28 Toshiba Corp 情報処理装置および動作速度制御方法
US20120147020A1 (en) 2010-12-13 2012-06-14 Ati Technologies Ulc Method and apparatus for providing indication of a static frame
US20140002739A1 (en) 2012-06-28 2014-01-02 Seh Kwa Method and apparatus for reducing power usage during video presentation on a display
US20150348509A1 (en) 2014-05-30 2015-12-03 Nvidia Corporation Dynamic frame repetition in a variable refresh rate system
US20170249920A1 (en) 2016-02-25 2017-08-31 Nvidia Corporation Variable refresh rate video capture and playback

Also Published As

Publication number Publication date
JP2022536283A (ja) 2022-08-15
KR102617850B1 (ko) 2023-12-27
EP3980987A1 (en) 2022-04-13
US20220223098A1 (en) 2022-07-14
CN113950716A (zh) 2022-01-18
US11862066B2 (en) 2024-01-02
EP3980987A4 (en) 2023-06-14
US20200388208A1 (en) 2020-12-10
WO2020250117A1 (en) 2020-12-17
KR20220017930A (ko) 2022-02-14
US11295660B2 (en) 2022-04-05

Similar Documents

Publication Publication Date Title
JP7433344B2 (ja) 可変レートリフレッシュディスプレイのためのフレーム再生
US11657781B2 (en) Computers for supporting multiple virtual reality display devices and related methods
CN113377485B (zh) 墨水屏设备的刷新显示方法、电子设备及存储介质
CN115151969B (zh) 一种用于用以补偿被延迟的图形处理单元渲染时间的被减少的显示处理单元传送时间的方法
CN102763081B (zh) 用于配置计算机系统的方法和设备
KR102799739B1 (ko) 가변 리프레시 레이트들을 지원하는 디스플레이 시스템들에 대한 감소된 수직 블랭킹 영역들
JP2015014794A (ja) グラフィック処理ユニットの間の効率的な切り換えを容易にする方法及びシステム
JP7787163B2 (ja) マルチプレクサでのｇｐｕのブランキングやアーチファクトが発生しない（グリッチレス）切り替え
KR102836018B1 (ko) 다중 디스플레이 시스템에서 비동기식 메모리 클록 변경 수행
WO2021056364A1 (en) Methods and apparatus to facilitate frame per second rate switching via touch event signals
TW202121220A (zh) 借助於合成器生成一系列訊框方法和裝置
US20150301585A1 (en) Data processing method, data processing apparatus, and storage medium
JP6617388B1 (ja) 情報処理装置、映像表示装置、および映像表示システム
CN116097337B (zh) 自适应地配置图像数据传输时间
KR102869714B1 (ko) 디스플레이 사이클 제어 시스템
WO2020191040A1 (en) Timing compensation and correlation of input with frames in a video game application
CN120770046A (zh) 用于流畅的显示刷新率变化的自适应同步
JP2024020023A (ja) 情報処理装置
KR20250081885A (ko) 디스플레이 서비스 요구 사항에 따른 메모리 대역폭 활용의 온디맨드 조절

Legal Events

Date Code Title Description
A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20220209

A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20230602

A621 Written request for application examination

Free format text: JAPANESE INTERMEDIATE CODE: A621

Effective date: 20230602

A871 Explanation of circumstances concerning accelerated examination

Free format text: JAPANESE INTERMEDIATE CODE: A871

Effective date: 20230602

A131 Notification of reasons for refusal

Free format text: JAPANESE INTERMEDIATE CODE: A131

Effective date: 20230905

A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20231117

TRDD Decision of grant or rejection written
A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

Effective date: 20240116

A61 First payment of annual fees (during grant procedure)

Free format text: JAPANESE INTERMEDIATE CODE: A61

Effective date: 20240206

R150 Certificate of patent or registration of utility model

Ref document number: 7433344

Country of ref document: JP

Free format text: JAPANESE INTERMEDIATE CODE: R150