JP6889026B2 - Power converter - Google Patents

Power converter Download PDF

Info

Publication number
JP6889026B2
JP6889026B2 JP2017096148A JP2017096148A JP6889026B2 JP 6889026 B2 JP6889026 B2 JP 6889026B2 JP 2017096148 A JP2017096148 A JP 2017096148A JP 2017096148 A JP2017096148 A JP 2017096148A JP 6889026 B2 JP6889026 B2 JP 6889026B2
Authority
JP
Japan
Prior art keywords
voltage
inverter
current
value
interconnection point
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active
Application number
JP2017096148A
Other languages
Japanese (ja)
Other versions
JP2018196190A (en
Inventor
圭孝 竹本
圭孝 竹本
智道 伊藤
智道 伊藤
一瀬 雅哉
雅哉 一瀬
治郎 根本
治郎 根本
雅弘 谷口
雅弘 谷口
佑亮 阿部
佑亮 阿部
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Hitachi Industrial Products Ltd
Original Assignee
Hitachi Industrial Products Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Hitachi Industrial Products Ltd filed Critical Hitachi Industrial Products Ltd
Priority to JP2017096148A priority Critical patent/JP6889026B2/en
Priority to PCT/JP2018/017245 priority patent/WO2018211949A1/en
Publication of JP2018196190A publication Critical patent/JP2018196190A/en
Application granted granted Critical
Publication of JP6889026B2 publication Critical patent/JP6889026B2/en
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Classifications

    • HELECTRICITY
    • H02GENERATION; CONVERSION OR DISTRIBUTION OF ELECTRIC POWER
    • H02MAPPARATUS FOR CONVERSION BETWEEN AC AND AC, BETWEEN AC AND DC, OR BETWEEN DC AND DC, AND FOR USE WITH MAINS OR SIMILAR POWER SUPPLY SYSTEMS; CONVERSION OF DC OR AC INPUT POWER INTO SURGE OUTPUT POWER; CONTROL OR REGULATION THEREOF
    • H02M7/00Conversion of ac power input into dc power output; Conversion of dc power input into ac power output
    • H02M7/42Conversion of dc power input into ac power output without possibility of reversal
    • H02M7/44Conversion of dc power input into ac power output without possibility of reversal by static converters
    • H02M7/48Conversion of dc power input into ac power output without possibility of reversal by static converters using discharge tubes with control electrode or semiconductor devices with control electrode

Landscapes

  • Engineering & Computer Science (AREA)
  • Power Engineering (AREA)
  • Inverter Devices (AREA)

Description

本発明は電力変換装置に関する The present invention relates to a power converter

系統電圧の電圧変動を検出し過電流を防止することが可能な電力変換装置が知られている。このような電力変換装置の一例として、特許文献1が挙げられる。 A power conversion device capable of detecting a voltage fluctuation of a system voltage and preventing an overcurrent is known. Patent Document 1 is an example of such a power conversion device.

特開2004−153957号公報Japanese Unexamined Patent Publication No. 2004-153957

系統電圧変動時にインバータACRの電圧フィードフォワードに用いる連系点電圧の検出値を通常よりも時定数の短いLPFを選択することによって制御応答性を向上させることができるが、あらゆる系統事故に対してゲート停止させずに運転を継続させるようなより高い要求に対しては、更なる制御応答性が要求される。系統事故点が連系トランス一次側で発生した場合、二次側電圧(電力変換装置の出力電圧)の追従遅れが発生するため、応答性を更に向上させ過電流をできるかぎり小さく抑制する必要がある。 Control responsiveness can be improved by selecting an LPF with a shorter time constant than usual for the detection value of the interconnection point voltage used for voltage feedforward of the inverter ACR when the system voltage fluctuates, but for all system accidents Further control responsiveness is required for higher demands such as continuing operation without stopping the gate. If a system fault point occurs on the primary side of the interconnection transformer, a delay in following the secondary voltage (output voltage of the power converter) will occur, so it is necessary to further improve responsiveness and suppress overcurrent as small as possible. is there.

系統にLCフィルタを介して接続されるインバータと、インバータを制御するインバータ制御部と、を有し、インバータ制御部が行う制御には、演算周期内に複数回サンプリングをしたインバータ出力電流とインバータ連系点の連系点電圧に基づき、系統事故時の電圧偏差である過渡変動電流抑制用電圧推定値を推定し、インバータに流れる電流を制御する信号に、過渡変動電流抑制用電圧推定値をフィードフォワードとして加算して電圧指令を作成し、電圧指令をインバータのPWM用電圧指令として用いる制御がある電力変換器を提供する。 It has an inverter connected to the system via an LC filter and an inverter control unit that controls the inverter. The control performed by the inverter control unit includes the inverter output current sampled multiple times within the calculation cycle and the inverter chain. Estimates the transient fluctuation current suppression voltage estimate, which is the voltage deviation at the time of a system accident, based on the interconnection point voltage of the system point, and feeds the transient fluctuation current suppression voltage estimate to the signal that controls the current flowing through the inverter. Provided is a power converter having a control in which a voltage command is created by adding as a forward and the voltage command is used as a voltage command for PWM of an inverter.

系統電圧の急変に対し、高速に出力電圧が応答でき、発生する過電流値を小さく抑える電力変換装置を提供することができる。 It is possible to provide a power conversion device that can respond to a sudden change in the system voltage at a high speed and suppress the generated overcurrent value to a small value.

本実施例の電力変換装置を示すブロック図。The block diagram which shows the power conversion apparatus of this Example. 過渡変動電流抑制用電圧推定演算部処理フロー図。The processing flow diagram of the voltage estimation calculation unit for suppressing transient fluctuation current. 連系点電圧変動検出処理フロー図。Interconnection point voltage fluctuation detection processing flow chart. 従来方式と本実施例の系統電圧急変時における系統電圧、出力電流の比較図。FIG. 5 is a comparison diagram of the system voltage and output current when the system voltage of the conventional method and the system voltage of this embodiment suddenly changes.

以下本発明の実施例について図面を用いて詳細に説明する。なお、本文中、[]で囲まれた記号はベクトル量を、[]で囲まれていない記号はスカラー量を表し、図中では記号の上に矢印を付すことでベクトル量を表す。また、||は、これにより囲まれたベクトル量の絶対値を示す。 Hereinafter, examples of the present invention will be described in detail with reference to the drawings. In the text, the symbol enclosed in [] indicates the vector quantity, the symbol not enclosed in [] indicates the scalar quantity, and in the figure, the vector quantity is indicated by adding an arrow above the symbol. In addition, || indicates the absolute value of the vector quantity enclosed by this.

図1は本実施例の電力変換装置2の概略を示したものである。この図において、自然エネルギーによって生じる直流電圧を入力1とし、一点長鎖線の大枠内として示される電力変換装置2の出力16が連系トランス17を介して系統18に接続されている。なお、自然エネルギーは、例えば太陽光発電、風力発電等が考えられる。 FIG. 1 shows an outline of the power conversion device 2 of this embodiment. In this figure, the DC voltage generated by natural energy is used as the input 1, and the output 16 of the power conversion device 2 shown as within the outline of the alternate long and short dash line is connected to the system 18 via the interconnection transformer 17. The natural energy may be, for example, solar power generation, wind power generation, or the like.

自然エネルギーをエネルギー源とした直流電圧の入力1は、連系インバータ6の入力回路5に入力される。連系インバータ6の交流出力回路11は高調波低減を目的としたLCフィルタ14を介して連系トランス17の二次側回路16に接続されている。 The DC voltage input 1 using natural energy as an energy source is input to the input circuit 5 of the interconnection inverter 6. The AC output circuit 11 of the interconnection inverter 6 is connected to the secondary circuit 16 of the interconnection transformer 17 via an LC filter 14 for the purpose of reducing harmonics.

次にインバータ制御部21について説明する。連系インバータ6を制御するインバータ制御部21は電流制御器であるACR3を備える。ACR3は、電力変換装置2の直流電圧指令であるVdcrefと直流電圧検出値Vdcを入力とした直流電圧制御器DC−AVR4の出力である電流指令Irefと、連系点電流検出値[I]および位相検出部19で演算された位相信号[V2ph]を入力する。位相検出部19は、連系点電圧検出値[V2]を入力とし、位相検出部19により計算した連系点電圧[V2]の位相信号[V2ph]を電流調整器(ACR3)に出力し、電流調整器(ACR3)は[V2ph]を入力とし、交流電圧指令値[Vref]を出力するベクトル制御を行う。 Next, the inverter control unit 21 will be described. The inverter control unit 21 that controls the interconnection inverter 6 includes an ACR3 that is a current controller. The ACR3 includes a DC voltage command V dc ref of the power converter 2 and a current command I ref which is an output of the DC voltage controller DC- AVR 4 having a DC voltage detection value V dc as an input, and an interconnection point current detection value [ I] and the phase signal [V 2ph ] calculated by the phase detection unit 19 are input. The phase detection unit 19 takes the interconnection point voltage detection value [V 2 ] as an input, and inputs the phase signal [V 2ph ] of the interconnection point voltage [V 2 ] calculated by the phase detection unit 19 to the current regulator (ACR 3). The current regulator (ACR3) outputs and performs vector control that outputs [V 2ph ] as an input and outputs an AC voltage command value [V ref].

次にACR3の交流電圧指令[Vref]に加算する電圧フィードフォワード[VFF]について説明する。電圧フィードフォワード[VFF]は、連系点電圧検出値[V2]から計算される。 Next, the voltage feedforward [V FF ] to be added to the AC voltage command [V ref ] of ACR3 will be described. The voltage feedforward [V FF ] is calculated from the interconnection point voltage detection value [V 2].

連系点電圧検出値[V2]からローパスフィルタ(LPF)13によって高調波を除去したローパスフィルタ通過値[VLPF]をスイッチ10の入力端子9に接続する。また、連系点電圧検出値[V2]と連系点電流検出値[I]を入力とした過渡変動電流抑制用電圧推定演算部12の出力信号[Vest]をスイッチ10の入力端子8に接続する。電圧フィードフォワード[VFF]は、スイッチ10により選択した信号である[VLPF]または[Vest]を用いる。上述のインバータ制御部21は、インバータのパルス周期の1/2で演算を実行する。スイッチ10によって、電圧フィードフォワードにローパスフィルタ通過値[VLPF]が選択されている場合は。従来のインバータ制御と同等である。 The low-pass filter passing value [V LPF ] from which the harmonics are removed by the low-pass filter (LPF) 13 from the interconnection point voltage detection value [V 2 ] is connected to the input terminal 9 of the switch 10. Further, the output signal [V est ] of the voltage estimation calculation unit 12 for suppressing transient fluctuation current with the interconnection point voltage detection value [V 2 ] and the interconnection point current detection value [I] as inputs is input to the input terminal 8 of the switch 10. Connect to. The voltage feedforward [V FF ] uses the signal [V LPF ] or [V est ] selected by the switch 10. The above-mentioned inverter control unit 21 executes the calculation at 1/2 of the pulse period of the inverter. When the low-pass filter pass value [V LPF ] is selected for voltage feedforward by switch 10. It is equivalent to the conventional inverter control.

次に過渡変動電流抑制用電圧推定演算部12について説明する。過渡変動電流抑制用電圧推定演算部12は、電流センサ15により検出される演算周期内にN回(N≧2)サンプリングで得た連系点電流[I]と連系点電圧[V2]を入力とし電流過渡変動による連系トランス17の一次二次間にかかる電圧変化推定値Δ[V12]を検出電圧[V2]から引いた過渡変動電流抑制用電圧推定値[Vest]をスイッチ10の端子8に出力する機能を持つ。ここで本実施例における演算周期とは、PCSの出力波形制御演算の演算周期に相当する時間とする。 Next, the voltage estimation calculation unit 12 for suppressing transient fluctuation current will be described. The voltage estimation calculation unit 12 for suppressing transient fluctuation current suppresses the interconnection point current [I] and the interconnection point voltage [V 2 ] obtained by sampling N times (N ≧ 2) within the calculation cycle detected by the current sensor 15. Is the input, and the voltage change estimation value Δ [V 12 ] applied between the primary and secondary of the interconnection transformer 17 due to the current transient fluctuation is subtracted from the detection voltage [V 2 ] to obtain the transient fluctuation current suppression voltage estimation value [V est ]. It has a function of outputting to the terminal 8 of the switch 10. Here, the calculation cycle in this embodiment is a time corresponding to the calculation cycle of the output waveform control calculation of the PCS.

ここで過渡変動電流抑制用電圧推定値[Vest]の演算方法について数1〜数3を用いて説明し、その演算処理フローについて図2を用いて説明する。 Here, the calculation method of the transient fluctuation current suppression voltage estimated value [V est ] will be described using Equations 1 to 3, and the calculation processing flow will be described with reference to FIG.

数1から数3は、過渡変動電流抑制用電圧推定値[Vest]を求める計算式であり、連系点電圧[V2]と電流過渡変動による連系トランス17のインピーダンスと事故点までの系統インピーダンスにかかる電圧変化推定値Δ[V12]との差から求める。 Equations 1 to 3 are calculation formulas for obtaining the voltage estimation value [V est] for suppressing transient fluctuation current, and the impedance of the interconnection transformer 17 due to the interconnection point voltage [V 2 ] and the current transient fluctuation, and the point of failure. It is obtained from the difference from the estimated voltage change value Δ [V 12] applied to the system impedance.

電圧変化推定値Δ[V12]は、連系トランス17の一次側の電力系統の瞬低時に発生する連系トランスインピーダンスと事故点までの系統インピーダンスに流れる電流による電圧降下であり、事故点の電圧とトランス二次側電圧(連系点電圧[V2](インバータ出力電圧))との偏差電圧に相当する。この偏差電圧が原因で交流過電流が発生するため、これを補償するために数1に示すように連系点電圧[V2](インバータ出力電圧)から偏差電圧である電圧変化推定値Δ[V12]を除いて過渡変動電流抑制用電圧推定値[Vest]を計算し、電圧フィードフォワード[VFF]として使用する。推定演算部12は、インバータ制御の演算周期の1/Nの周期で動作させる。 The estimated voltage change value Δ [V 12 ] is the voltage drop due to the interconnection trans-impedance generated when the power system on the primary side of the interconnection transformer 17 is momentarily lowered and the current flowing through the system impedance up to the accident point. It corresponds to the deviation voltage between the voltage and the secondary side voltage of the transformer (interconnection point voltage [V 2] (inverter output voltage)). Since AC overcurrent is generated due to this deviation voltage, the voltage change estimated value Δ [which is the deviation voltage from the interconnection point voltage [V 2 ] (inverter output voltage) as shown in Equation 1 to compensate for this. Except for V 12 ], calculate the voltage estimate [V est ] for suppressing transient fluctuation current and use it as the voltage feed forward [V FF ]. The estimation calculation unit 12 operates at a cycle of 1 / N of the calculation cycle of the inverter control.

系統電圧急変時の事故点までの電圧降下分である電圧変化推定値Δ[V12]は、数2によって計算する。数2中の抵抗R成分とインダクタンスL成分は、インバータから無限大母線電圧までのRとLに対応する。インバータの電圧検出点から無限大母線電圧までの線路インピーダンス[Z]=R+jωLは、連系トランス17のインピーダンス([ZTr]=RTr+jωLTr)と、連系トランス17の一次側端子から無限大母線までの系統インピーダンス推定値[Zg] (=Rg+jωLg)の和である全インピーダンス[Z]=RTr+Rg+jω(LTr+Lg)に相当する。実際に系統インピーダンス[Zg]を求めることは困難であるので、短絡容量からの推定値を用いる。ここでR成分はL成分に比べて十分小さいので無視し、数2の右辺を求める。微分項di/dtは、演算周期Tsにおける連系点電流の時間変化Δ[IN-1]の平均値Δ[Iave]とサンプリング周期Δt (=Ts/N)から求める。ここで、Δ[Iave]は数3に示すように、連系点電流を演算周期Ts内にN回(N≧2)サンプリングを行う前提のもと、サンプリング毎に前回サンプリングでの検出値と今回サンプリングでの検出値の差分を算出することで連系点電流の時間変化量Δ[Im-1]/(Ts/N) (=([Im]-[Im-1])/(Ts/N))を算出し、その総和をNで除して算出したものである。なお、連系点電流の時間変化量の平均値Δ[Iave]を算出することにより、連系点電流検出値に混入する瞬間的なノイズに対する影響を抑えることができる。 The estimated voltage change value Δ [V 12 ], which is the amount of voltage drop to the accident point when the system voltage suddenly changes, is calculated by Equation 2. The resistance R component and the inductance L component in Equation 2 correspond to R and L from the inverter to the infinite bus voltage. The line impedance [Z] = R + jωL from the voltage detection point of the inverter to the infinite bus voltage is the impedance of the interconnection transformer 17 ([Z Tr ] = R Tr + jωL Tr ) and the primary side of the interconnection transformer 17. system impedance estimates from the terminal to the infinite bus equivalent to [Z g] total impedance is the sum of (= R g + jωL g) [Z] = R Tr + R g + jω (L Tr + L g) .. Since it is difficult to actually obtain the system impedance [Z g ], the estimated value from the short-circuit capacitance is used. Here, since the R component is sufficiently smaller than the L component, it is ignored and the right side of Equation 2 is obtained. The differential term di / dt is obtained from the average value Δ [I ave ] of the temporal change Δ [I N-1 ] of the interconnection point current in the calculation period Ts and the sampling period Δt (= T s / N). Here, Δ [I ave ] is detected by the previous sampling for each sampling on the premise that the interconnection point current is sampled N times (N ≧ 2) within the calculation cycle T s, as shown in Equation 3. By calculating the difference between the value and the value detected in this sampling, the amount of time change of the interconnection point current Δ [I m-1 ] / (T s / N) (= ([I m ]-[I m-1] ]) / (T s / N)) is calculated and the sum is divided by N. By calculating the average value Δ [I ave ] of the amount of time change of the interconnection point current, it is possible to suppress the influence on the momentary noise mixed in the interconnection point current detection value.

Figure 0006889026
Figure 0006889026

Figure 0006889026
Figure 0006889026

Figure 0006889026
Figure 0006889026

図2は、過渡変動電流抑制用電圧推定演算部のフロー図である。サンプリング1回目の連系点電流[I1]とサンプリング0回目(前回の演算周期内にサンプリングした最後の値)の連系点電流[I0]を入力とし、連系点電流の時間変化量Δ[I1] (=[I1]-[I0])を算出(処理1)し、次にサンプリング2回目の連系点電流[I2]とサンプリング1回目の連系点電流[I1]を入力とし、連系点電流の時間変化量Δ[I2] (=[I2]-[I1])を算出(処理2)する。これをサンプリングN回目(N≧2)まで繰り返し、各電流変化量をΔ[I1]からΔ[IN]まで求める。これら電流変化量を用いて電流変化量の平均値Δ[Iave]を算出する(処理N)。次に電流変化量の平均値Δ[Iave]と全インピーダンス推定値[Z]を用いて、系統電圧低下時の連系トランス17および系統インピーダンスによる電圧変化推定値Δ[V12]を計算する。これと連系点電圧[V2]の値の差から過渡変動電流抑制用電圧推定値[Vest]を算出する(処理N+2)。以上が過渡変動電流抑制用電圧推定演算部の演算フローである。 FIG. 2 is a flow chart of a voltage estimation calculation unit for suppressing transient fluctuation current. The time change amount of the interconnection point current with the interconnection point current [I 1 ] of the first sampling and the interconnection point current [I 0 ] of the 0th sampling (the last value sampled within the previous calculation cycle) as inputs. Calculate Δ [I 1 ] (= [I 1 ]-[I 0 ]) (process 1), then the interconnection point current [I 2 ] for the second sampling and the interconnection point current [I 2] for the first sampling. With 1 ] as the input, the time change amount Δ [I 2 ] (= [I 2 ]-[I 1 ]) of the interconnection point current is calculated (process 2). This is repeated until the Nth sampling (N ≧ 2), and each current change amount is obtained from Δ [I 1 ] to Δ [ IN ]. Using these current changes, the average value Δ [I ave ] of the current changes is calculated (process N). Next, using the average value Δ [I ave ] of the current change amount and the total impedance estimated value [Z], the voltage change estimated value Δ [V 12 ] due to the interconnection transformer 17 and the system impedance when the system voltage drops is calculated. .. The estimated voltage for suppressing transient fluctuation current [V est ] is calculated from the difference between this and the value of the interconnection point voltage [V 2 ] (processing N + 2). The above is the calculation flow of the voltage estimation calculation unit for suppressing transient fluctuation current.

次に連系点電圧変動検出部7は、スイッチ10の出力を選択する指令SWREFを説明する。図3は連系点電圧変動検出部7の処理フローを示す。変動検出部7は連系点電圧[V2]を入力とし、連系点電圧の振幅|[V2]|を計算する(処理1)。この振幅演算は、数4を用いて連系点電圧[V2]のUVW相をαβ変換し、そのαβ変換後の電圧[Vα]と[Vβ]から数5を用いて振幅を算出する。|[V2]|が所定値|[V0]|よりも小さい場合(処理2)にスイッチ端子8を選択(処理3)し、大きい場合にはスイッチ端子9を選択(処理4)する指令SWREFをスイッチ10へ出力する。 Next, the interconnection point voltage fluctuation detection unit 7 describes the command SWREF that selects the output of the switch 10. FIG. 3 shows the processing flow of the interconnection point voltage fluctuation detection unit 7. The fluctuation detection unit 7 takes the interconnection point voltage [V 2 ] as an input and calculates the amplitude | [V 2 ] | of the interconnection point voltage (process 1). In this amplitude calculation, the UVW phase of the interconnection point voltage [V 2 ] is αβ-converted using Equation 4, and the amplitude is calculated using Equation 5 from the voltages [V α ] and [V β] after the αβ conversion. To do. Command to select switch terminal 8 (process 3) when | [V 2 ] | is smaller than the predetermined value | [V 0 ] | (process 2), and select switch terminal 9 (process 4) when it is larger. The SWREF is output to the switch 10.

Figure 0006889026
Figure 0006889026

Figure 0006889026
Figure 0006889026

図4は本実施例が適用された電力変換装置と従来方式を用いている電力変換装置の系統電圧急変時の系統電圧および出力電流のシミュレーション波形である。これらの波形は本実施例、従来方式ともに系統電圧が100%の状態から時刻0秒において0%まで急変した波形であり、時刻0秒における従来方式の出力電流は150%まで跳ね上がっている。図4の従来波形は、電流150%を超えた際PCSの動作を停止しており、PCSが動作を続けた場合、6puまで上昇する。一方、本実施例は時刻0秒において出力電流が140%程度までの跳ね上がりに抑えられ、電流値を小さくでる。 FIG. 4 is a simulation waveform of the system voltage and the output current when the system voltage of the power conversion device to which this embodiment is applied and the power conversion device using the conventional method suddenly changes. In both this embodiment and the conventional method, these waveforms are waveforms in which the system voltage suddenly changes from 100% to 0% at 0 seconds, and the output current of the conventional method jumps up to 150% at 0 seconds. In the conventional waveform of FIG. 4, the operation of the PCS is stopped when the current exceeds 150%, and when the PCS continues to operate, it rises to 6pu. On the other hand, in this embodiment, the output current is suppressed to jump up to about 140% at time 0 seconds, and the current value can be reduced.

系統電圧が急激に変動した場合において、インバータ電流制御のACR3の電圧フィードフォワード[VFF]をローパスフィルタ出力[VLPF]から過渡変動電流抑制用電圧推定値[Vest]に切り換えて、[Vest]を使用する事により系統電圧急変に対する追従が高速化され、過電流を防止し運転を継続することが可能となる。さらに、電流を複数回サンプリングして、前回値との差分をもとにΔ[Iave]を算出することにより、連系点電流の検出ノイズの影響を抑えることができる。これは、例えば連系点電流が一定のレートをもって変化している場合、0回目のサンプリング時点で瞬間的なノイズが連系点電流に混入して0回目と1回目の差分が大きくなったとしても、1回目と2回目の差分やそれ以降のN−1回目とN回目の差分を使って電流変化の平均値を計算しているので、電流変化検出値に混入するノイズの影響を小さくする抑えることが可能になる。 When the system voltage fluctuates abruptly, the voltage feed forward [V FF ] of the inverter current control ACR3 is switched from the low pass filter output [V LPF ] to the transient fluctuation current suppression voltage estimate [V est] to [V est]. By using est ], tracking to sudden changes in system voltage is speeded up, overcurrent can be prevented, and operation can be continued. Furthermore, by sampling the current a plurality of times and calculating Δ [I ave ] based on the difference from the previous value, the influence of the detection noise of the interconnection point current can be suppressed. This is because, for example, when the interconnection point current changes at a constant rate, momentary noise is mixed in the interconnection point current at the time of the 0th sampling, and the difference between the 0th and 1st times becomes large. However, since the average value of the current change is calculated using the difference between the first and second times and the difference between the N-1th time and the Nth time after that, the influence of noise mixed in the current change detection value is reduced. It becomes possible to suppress it.

本実施例では、交流ベース(フェーザ)の式を用いて例を示したが、DQ変換後の直流ベースに変換した後の検出値を用いても同等の効果がある。 In this embodiment, an example is shown using an AC-based (phasor) equation, but the same effect can be obtained by using the detected value after conversion to a DC-based after DQ conversion.

1 電力変換装置の入力
2 電力変換装置
3 電流制御器(ACR)
4 直流電圧制御器(DC−AVR)
5 連系インバータ入力
6 連系インバータ
7 連系点電圧変動検出部
8 [Vest]選択用スイッチ端子
9 [VLPF]選択用スイッチ端子
10 スイッチ
11 連系インバータ出力
12 過渡変動電流抑制用電圧推定演算部
13 ローパスフィルタ
14 LCフィルタ
15 電流センサ
16 電力変換装置出力
17 連系トランス
18 系統
19 位相検出部
20 電力変換装置
21 インバータ制御
1 Input of power converter 2 Power converter 3 Current controller (ACR)
4 DC voltage controller (DC-AVR)
5 Interconnected inverter input 6 Interconnected inverter 7 Interconnected point voltage fluctuation detector 8 [V est ] Selection switch terminal 9 [V LPF ] Selection switch terminal 10 Switch 11 Interconnected inverter output 12 Transient fluctuation current suppression voltage estimation Calculation unit 13 Low-pass filter 14 LC filter 15 Current sensor 16 Power conversion device output 17 Interconnection transformer 18 system 19 Phase detection unit 20 Power conversion device 21 Inverter control

Claims (4)

系統にLCフィルタを介して接続されるインバータと、
前記インバータを制御するインバータ制御部と、を有し、
前記インバータ制御部が行う制御には、
演算周期内に複数回サンプリングをしたインバータ出力電流とインバータ連系点の連系点電圧に基づき、前記連系点電圧から系統事故時の電圧偏差である電圧変化推定値を除いて過渡変動電流抑制用電圧推定値を計算し、
前記インバータに流れる電流を制御する信号に、前記過渡変動電流抑制用電圧推定値をフィードフォワードとして加算して電圧指令を作成し、
前記電圧指令を前記インバータのPWM用電圧指令として用いる制御がある、
電力変換装置。
An inverter connected to the system via an LC filter,
It has an inverter control unit that controls the inverter, and has an inverter control unit.
The control performed by the inverter control unit includes
Transient fluctuation current suppression by removing the voltage change estimated value, which is the voltage deviation at the time of a system accident, from the interconnection point voltage based on the inverter output current sampled multiple times within the calculation cycle and the interconnection point voltage of the inverter interconnection point. Calculate the voltage estimate for
A voltage command is created by adding the transient fluctuation current suppression voltage estimate as feedforward to the signal that controls the current flowing through the inverter.
There is a control that uses the voltage command as a PWM voltage command for the inverter.
Power converter.
前記インバータ制御部は、インバータ連系点電圧値と所定値との大小関係に応じて二つの入力を切換えが可能なスイッチを備え、
前記スイッチへの一つの入力が前記過渡変動電流抑制用電圧推定値、もう一つの入力が前記インバータ連系点の連系点電圧のLPF通過値であり、
前記スイッチの出力をインバータ電流制御の出力に加算される電圧フィードフォワードとして用いる請求項1に記載の電力変換装置。
The inverter control unit includes a switch capable of switching between two inputs according to the magnitude relationship between the inverter interconnection point voltage value and a predetermined value.
One input to the switch is the voltage estimation value for suppressing the transient fluctuation current, and the other input is the LPF passing value of the interconnection point voltage of the inverter interconnection point.
The power conversion device according to claim 1, wherein the output of the switch is used as a voltage feedforward to be added to the output of the inverter current control.
前記インバータ制御部は、前記インバータ連系点電圧値が所定値より小さい場合には、前記過渡変動電流抑制用電圧推定値を電圧フィードフォワードとして用いる請求項2に記載の電力変換装置。 The power conversion device according to claim 2, wherein the inverter control unit uses the estimated voltage for suppressing transient fluctuation current as a voltage feedforward when the inverter interconnection point voltage value is smaller than a predetermined value. 前記演算周期が、インバータのキャリア周波数で決まる周期の1/2の値である請求項1の電力変換装置。 The power conversion device according to claim 1, wherein the calculation cycle is a value halved of the cycle determined by the carrier frequency of the inverter.
JP2017096148A 2017-05-15 2017-05-15 Power converter Active JP6889026B2 (en)

Priority Applications (2)

Application Number Priority Date Filing Date Title
JP2017096148A JP6889026B2 (en) 2017-05-15 2017-05-15 Power converter
PCT/JP2018/017245 WO2018211949A1 (en) 2017-05-15 2018-04-27 Power conversion device

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP2017096148A JP6889026B2 (en) 2017-05-15 2017-05-15 Power converter

Publications (2)

Publication Number Publication Date
JP2018196190A JP2018196190A (en) 2018-12-06
JP6889026B2 true JP6889026B2 (en) 2021-06-18

Family

ID=64274325

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2017096148A Active JP6889026B2 (en) 2017-05-15 2017-05-15 Power converter

Country Status (2)

Country Link
JP (1) JP6889026B2 (en)
WO (1) WO2018211949A1 (en)

Families Citing this family (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN110401346B (en) * 2019-07-25 2021-07-30 合肥巨一动力系统有限公司 Control method of cascade multiphase staggered parallel Boost converter
CN112311216B (en) * 2020-10-15 2021-09-21 湖南大学 Current transformer overcurrent suppression method and device
CN113985114B (en) * 2021-11-25 2024-06-21 福州大学 Power grid voltage drop detection method in low voltage ride through

Family Cites Families (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH07123726A (en) * 1993-10-19 1995-05-12 Hitachi Ltd Power converter
JP2002238163A (en) * 2001-02-06 2002-08-23 Mitsubishi Electric Corp Power converter
JP4056852B2 (en) * 2002-10-31 2008-03-05 株式会社日立製作所 Power converter
JP6378572B2 (en) * 2014-07-30 2018-08-22 株式会社日立産機システム Power conversion control device and photovoltaic power generation system

Also Published As

Publication number Publication date
WO2018211949A1 (en) 2018-11-22
JP2018196190A (en) 2018-12-06

Similar Documents

Publication Publication Date Title
KR101512188B1 (en) A driving method of the modular multi-level converter and the apparatus thereof
US9667178B2 (en) Variable frequency speed control system and method of the same
US8319466B2 (en) Modular line-to-ground fault identification
EP2357721A1 (en) Power conversion device
EP2747229A1 (en) Method for predicting and detecting current transformer saturation under sympathetic inrush
JP6378572B2 (en) Power conversion control device and photovoltaic power generation system
JP6889026B2 (en) Power converter
EP3104516B1 (en) Method and system for dead time compensation in a pwm controlled inverter
JP2015133785A (en) Single operation detector and single operation detection method
JP2000354380A (en) Motor controller
EP3402061A1 (en) Ac-dc converting device and control method for same
EP3223023B1 (en) Method and apparatus for estimating capacitance of dc link
KR101529889B1 (en) Switchgear capable of power factor correction
EP3101487A1 (en) Periodic external disturbance suppression control device
CN102570884B (en) Ring current control method and device for inverter parallel system and inverter parallel system
CN116073706A (en) Method, circuit and motor driving system for adaptively changing PWM duty ratio
JP4884131B2 (en) AC / AC direct converter controller
CN105207202B (en) Direct power control method for current negative sequence component restraining under network unbalance
JP2007330032A (en) System interconnection inverter
EP3514942B1 (en) Power supply system
JP4946642B2 (en) Harmonic current compensator
JP6453556B2 (en) AC electrical signal detection apparatus and AC electrical signal detection method
JP2006166585A (en) Power conversion device
JP2018007320A (en) System interconnection control device
JP2014039444A (en) System interconnection inverter device

Legal Events

Date Code Title Description
A711 Notification of change in applicant

Free format text: JAPANESE INTERMEDIATE CODE: A712

Effective date: 20200116

A621 Written request for application examination

Free format text: JAPANESE INTERMEDIATE CODE: A621

Effective date: 20200225

A521 Written amendment

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20200227

A131 Notification of reasons for refusal

Free format text: JAPANESE INTERMEDIATE CODE: A131

Effective date: 20210209

RD02 Notification of acceptance of power of attorney

Free format text: JAPANESE INTERMEDIATE CODE: A7422

Effective date: 20210216

RD04 Notification of resignation of power of attorney

Free format text: JAPANESE INTERMEDIATE CODE: A7424

Effective date: 20210226

A521 Written amendment

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20210304

TRDD Decision of grant or rejection written
A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

Effective date: 20210518

A61 First payment of annual fees (during grant procedure)

Free format text: JAPANESE INTERMEDIATE CODE: A61

Effective date: 20210520

R150 Certificate of patent or registration of utility model

Ref document number: 6889026

Country of ref document: JP

Free format text: JAPANESE INTERMEDIATE CODE: R150