JP6856876B2 - 情報処理装置及び情報処理システム - Google Patents
情報処理装置及び情報処理システム Download PDFInfo
- Publication number
- JP6856876B2 JP6856876B2 JP2019051572A JP2019051572A JP6856876B2 JP 6856876 B2 JP6856876 B2 JP 6856876B2 JP 2019051572 A JP2019051572 A JP 2019051572A JP 2019051572 A JP2019051572 A JP 2019051572A JP 6856876 B2 JP6856876 B2 JP 6856876B2
- Authority
- JP
- Japan
- Prior art keywords
- processing
- platform
- transfer
- unit
- guest
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Active
Links
Images
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F9/00—Arrangements for program control, e.g. control units
- G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
- G06F9/46—Multiprogramming arrangements
- G06F9/48—Program initiating; Program switching, e.g. by interrupt
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
- G06F13/14—Handling requests for interconnection or transfer
- G06F13/16—Handling requests for interconnection or transfer for access to memory bus
- G06F13/1668—Details of memory controller
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F9/00—Arrangements for program control, e.g. control units
- G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
- G06F9/46—Multiprogramming arrangements
- G06F9/48—Program initiating; Program switching, e.g. by interrupt
- G06F9/4806—Task transfer initiation or dispatching
- G06F9/4843—Task transfer initiation or dispatching by program, e.g. task dispatcher, supervisor, operating system
- G06F9/4881—Scheduling strategies for dispatcher, e.g. round robin, multi-level priority queues
- G06F9/4887—Scheduling strategies for dispatcher, e.g. round robin, multi-level priority queues involving deadlines, e.g. rate based, periodic
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F9/00—Arrangements for program control, e.g. control units
- G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
- G06F9/46—Multiprogramming arrangements
- G06F9/50—Allocation of resources, e.g. of the central processing unit [CPU]
- G06F9/5061—Partitioning or combining of resources
- G06F9/5072—Grid computing
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
- G06F13/10—Program control for peripheral devices
- G06F13/102—Program control for peripheral devices where the programme performs an interfacing function, e.g. device driver
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
- G06F13/38—Information transfer, e.g. on bus
- G06F13/42—Bus transfer protocol, e.g. handshake; Synchronisation
- G06F13/4282—Bus transfer protocol, e.g. handshake; Synchronisation on a serial bus, e.g. I2C bus, SPI bus
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F15/00—Digital computers in general; Data processing equipment in general
- G06F15/16—Combinations of two or more digital computers each having at least an arithmetic unit, a program unit and a register, e.g. for a simultaneous processing of several programs
- G06F15/163—Interprocessor communication
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F9/00—Arrangements for program control, e.g. control units
- G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
- G06F9/46—Multiprogramming arrangements
- G06F9/50—Allocation of resources, e.g. of the central processing unit [CPU]
- G06F9/5061—Partitioning or combining of resources
- G06F9/5066—Algorithms for mapping a plurality of inter-dependent sub-tasks onto a plurality of physical CPUs
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F9/00—Arrangements for program control, e.g. control units
- G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
- G06F9/46—Multiprogramming arrangements
- G06F9/52—Program synchronisation; Mutual exclusion, e.g. by means of semaphores
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06V—IMAGE OR VIDEO RECOGNITION OR UNDERSTANDING
- G06V40/00—Recognition of biometric, human-related or animal-related patterns in image or video data
- G06V40/10—Human or animal bodies, e.g. vehicle occupants or pedestrians; Body parts, e.g. hands
- G06V40/16—Human faces, e.g. facial parts, sketches or expressions
- G06V40/161—Detection; Localisation; Normalisation
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F2209/00—Indexing scheme relating to G06F9/00
- G06F2209/48—Indexing scheme relating to G06F9/48
- G06F2209/483—Multiproc
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F2213/00—Indexing scheme relating to interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
- G06F2213/0026—PCI express
Landscapes
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Physics & Mathematics (AREA)
- Software Systems (AREA)
- General Physics & Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- Computer Hardware Design (AREA)
- Mathematical Physics (AREA)
- Multimedia (AREA)
- Human Computer Interaction (AREA)
- Oral & Maxillofacial Surgery (AREA)
- General Health & Medical Sciences (AREA)
- Health & Medical Sciences (AREA)
- Information Transfer Systems (AREA)
- Bus Control (AREA)
- Multi Processors (AREA)
Description
2−1 プラットフォーム(ホスト)
2−2〜2−9 プラットフォーム(ゲスト)
3 バス
30 PCIeブリッジコントローラ
211 転送部
212 取得部
213 調整部
214 受信部
215 実行部
Claims (4)
- 複数の処理装置とバスを介して接続された情報処理装置であって、
前記処理装置ごとに設定された転送のための転送パラメータに基づいて、前記バスを介して前記処理装置にデータを転送する転送部と、
前記処理装置が前記データに基づいて実行した処理の処理時間を含む処理結果を取得する取得部と、
前記取得部が取得した前記処理結果に含まれる前記処理時間に基づいて、前記処理装置のそれぞれの前記処理時間が均一になるまで、前記処理装置ごとに前記転送パラメータを繰り返し調整する調整部と、
を備える情報処理装置。 - 前記調整部は、前記処理結果と、前記処理結果の目標値との差に基づいて、前記処理装置ごとに前記転送パラメータを調整する、
請求項1に記載の情報処理装置。 - 前記調整部は、前記転送パラメータに含まれる1以上のパラメータを前記処理装置ごとに調整する、
請求項1又は請求項2に記載の情報処理装置。 - バスを介して情報処理装置と複数の処理装置とが接続された情報処理システムであって、
前記情報処理装置は、
前記処理装置ごとに設定された転送のための転送パラメータに基づいて、前記バスを介して前記処理装置にデータを転送する転送部と、
前記処理装置が前記データに基づいて実行した処理の処理時間を含む処理結果を取得する取得部と、
前記取得部が取得した前記処理結果に含まれる前記処理時間に基づいて、前記処理装置のそれぞれの前記処理時間が均一になるまで、前記処理装置ごとに前記転送パラメータを繰り返し調整する調整部と、を備え、
前記処理装置は、
前記バスを介して前記情報処理装置から前記データを受信する受信部と、
前記受信部が受信した前記データに基づいて、前記データで要求された処理を実行する実行部と、を備える、
情報処理システム。
Priority Applications (4)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2019051572A JP6856876B2 (ja) | 2019-03-19 | 2019-03-19 | 情報処理装置及び情報処理システム |
GB2000514.6A GB2585405A (en) | 2019-03-19 | 2020-01-14 | Information processing apparatus and information processing system |
CN202010070680.XA CN111723031A (zh) | 2019-03-19 | 2020-01-21 | 信息处理设备和信息处理系统 |
US16/750,651 US20200301746A1 (en) | 2019-03-19 | 2020-01-23 | Information processing apparatus and information processing system |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2019051572A JP6856876B2 (ja) | 2019-03-19 | 2019-03-19 | 情報処理装置及び情報処理システム |
Publications (2)
Publication Number | Publication Date |
---|---|
JP2020154608A JP2020154608A (ja) | 2020-09-24 |
JP6856876B2 true JP6856876B2 (ja) | 2021-04-14 |
Family
ID=69626399
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP2019051572A Active JP6856876B2 (ja) | 2019-03-19 | 2019-03-19 | 情報処理装置及び情報処理システム |
Country Status (4)
Country | Link |
---|---|
US (1) | US20200301746A1 (ja) |
JP (1) | JP6856876B2 (ja) |
CN (1) | CN111723031A (ja) |
GB (1) | GB2585405A (ja) |
Family Cites Families (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH10198642A (ja) * | 1997-01-09 | 1998-07-31 | Fujitsu Ltd | サーバ装置 |
JPH11143838A (ja) * | 1997-11-10 | 1999-05-28 | Nec Ic Microcomput Syst Ltd | 分散処理システム |
JPH11259431A (ja) * | 1998-03-09 | 1999-09-24 | Fujitsu Ltd | 分散処理方法及びネットワーク分散処理プログラムを記録したコンピュータ読み取り可能な記録媒体 |
US20020184363A1 (en) * | 2001-04-20 | 2002-12-05 | Steven Viavant | Techniques for server-controlled measurement of client-side performance |
JP5491980B2 (ja) * | 2010-06-16 | 2014-05-14 | 株式会社東芝 | 医用画像転送制御装置、およびその制御プログラム |
JP2015088112A (ja) * | 2013-11-01 | 2015-05-07 | ソニー株式会社 | 制御装置、処理装置及び情報処理方法 |
-
2019
- 2019-03-19 JP JP2019051572A patent/JP6856876B2/ja active Active
-
2020
- 2020-01-14 GB GB2000514.6A patent/GB2585405A/en not_active Withdrawn
- 2020-01-21 CN CN202010070680.XA patent/CN111723031A/zh not_active Withdrawn
- 2020-01-23 US US16/750,651 patent/US20200301746A1/en not_active Abandoned
Also Published As
Publication number | Publication date |
---|---|
GB202000514D0 (en) | 2020-02-26 |
JP2020154608A (ja) | 2020-09-24 |
CN111723031A (zh) | 2020-09-29 |
GB2585405A (en) | 2021-01-13 |
US20200301746A1 (en) | 2020-09-24 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US11567895B2 (en) | Method, apparatus and system for dynamic control of clock signaling on a bus | |
CN112543925B (zh) | 用于使用专用低延迟链路的多个硬件加速器的统一地址空间 | |
CN112534418B (zh) | 通过固定pcie物理传输网络的逻辑传输 | |
EP3649556B1 (en) | Techniques to support mulitple interconnect protocols for an interconnect | |
US8443126B2 (en) | Hot plug process in a distributed interconnect bus | |
US7370224B1 (en) | System and method for enabling redundancy in PCI-Express architecture | |
KR102498223B1 (ko) | Ufs 장치의 작동 방법, ufs 호스트의 작동 방법, 및 이들을 포함하는 시스템의 작동 방법 | |
US11163659B2 (en) | Enhanced serial peripheral interface (eSPI) signaling for crash event notification | |
KR20170013882A (ko) | 플래시 메모리 기반 저장 디바이스의 멀티 호스트 전력 제어기(mhpc) | |
CN113778328B (zh) | 在半导体封装之间引导控制数据 | |
US8996734B2 (en) | I/O virtualization and switching system | |
US8423680B2 (en) | System, method, and computer program product for inserting a gap in information sent from a drive to a host device | |
JP2003296267A (ja) | バスシステム及びバスシステムを含む情報処理システム | |
CN111563595A (zh) | 推断处理系统、推断处理装置以及计算机程序产品 | |
JP6856876B2 (ja) | 情報処理装置及び情報処理システム | |
KR20200093106A (ko) | 반도체 집적 회로 및 그것의 동작 방법 | |
US20210042128A1 (en) | Information processing system, relay device, and computer program product | |
US8842547B2 (en) | Communication control apparatus and control method | |
Verma et al. | Pcie bus: A state-of-the-art-review | |
CN114925386A (zh) | 数据处理方法、计算机设备、数据处理系统及存储介质 | |
JP2011040965A (ja) | データリンク層処理回路および通信回路 | |
US20200278854A1 (en) | Information processing apparatus and information processing system | |
JP2019016101A (ja) | 情報処理システム、情報処理装置、および情報処理システムの制御方法 | |
TWI427481B (zh) | 工業標準構造介面匯流排的橋接系統、裝置與其方法 | |
JP2008083842A (ja) | データ転送装置及びデータ転送方法 |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
A621 | Written request for application examination |
Free format text: JAPANESE INTERMEDIATE CODE: A621 Effective date: 20190404 |
|
A977 | Report on retrieval |
Free format text: JAPANESE INTERMEDIATE CODE: A971007 Effective date: 20200327 |
|
A131 | Notification of reasons for refusal |
Free format text: JAPANESE INTERMEDIATE CODE: A131 Effective date: 20200407 |
|
A521 | Written amendment |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20200529 |
|
A131 | Notification of reasons for refusal |
Free format text: JAPANESE INTERMEDIATE CODE: A131 Effective date: 20201013 |
|
A601 | Written request for extension of time |
Free format text: JAPANESE INTERMEDIATE CODE: A601 Effective date: 20201120 |
|
A521 | Written amendment |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20210201 |
|
TRDD | Decision of grant or rejection written | ||
A01 | Written decision to grant a patent or to grant a registration (utility model) |
Free format text: JAPANESE INTERMEDIATE CODE: A01 Effective date: 20210216 |
|
A61 | First payment of annual fees (during grant procedure) |
Free format text: JAPANESE INTERMEDIATE CODE: A61 Effective date: 20210301 |
|
R150 | Certificate of patent or registration of utility model |
Ref document number: 6856876 Country of ref document: JP Free format text: JAPANESE INTERMEDIATE CODE: R150 |