JP6497831B2 - 追い出しを促すための先読みタグ - Google Patents

追い出しを促すための先読みタグ Download PDF

Info

Publication number
JP6497831B2
JP6497831B2 JP2018511588A JP2018511588A JP6497831B2 JP 6497831 B2 JP6497831 B2 JP 6497831B2 JP 2018511588 A JP2018511588 A JP 2018511588A JP 2018511588 A JP2018511588 A JP 2018511588A JP 6497831 B2 JP6497831 B2 JP 6497831B2
Authority
JP
Japan
Prior art keywords
data
cache
processor
shared
memory
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active
Application number
JP2018511588A
Other languages
English (en)
Japanese (ja)
Other versions
JP2018519614A5 (enExample
JP2018519614A (ja
Inventor
キエル・スヴェンドセン
Original Assignee
アンペア・コンピューティング・エルエルシー
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by アンペア・コンピューティング・エルエルシー filed Critical アンペア・コンピューティング・エルエルシー
Publication of JP2018519614A publication Critical patent/JP2018519614A/ja
Publication of JP2018519614A5 publication Critical patent/JP2018519614A5/ja
Application granted granted Critical
Publication of JP6497831B2 publication Critical patent/JP6497831B2/ja
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F12/00—Accessing, addressing or allocating within memory systems or architectures
    • G06F12/02—Addressing or allocation; Relocation
    • G06F12/08—Addressing or allocation; Relocation in hierarchically structured memory systems, e.g. virtual memory systems
    • G06F12/0802—Addressing of a memory level in which the access to the desired data or data block requires associative addressing means, e.g. caches
    • G06F12/0862—Addressing of a memory level in which the access to the desired data or data block requires associative addressing means, e.g. caches with prefetch
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F12/00—Accessing, addressing or allocating within memory systems or architectures
    • G06F12/02—Addressing or allocation; Relocation
    • G06F12/08—Addressing or allocation; Relocation in hierarchically structured memory systems, e.g. virtual memory systems
    • G06F12/12—Replacement control
    • G06F12/121—Replacement control using replacement algorithms
    • G06F12/126—Replacement control using replacement algorithms with special data handling, e.g. priority of data or instructions, handling errors or pinning

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Memory System Of A Hierarchy Structure (AREA)
JP2018511588A 2015-05-13 2015-07-30 追い出しを促すための先読みタグ Active JP6497831B2 (ja)

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
US14/710,837 US9971693B2 (en) 2015-05-13 2015-05-13 Prefetch tag for eviction promotion
US14/710,837 2015-05-13
PCT/US2015/042792 WO2016182588A1 (en) 2015-05-13 2015-07-30 Prefetch tag for eviction promotion

Publications (3)

Publication Number Publication Date
JP2018519614A JP2018519614A (ja) 2018-07-19
JP2018519614A5 JP2018519614A5 (enExample) 2018-12-06
JP6497831B2 true JP6497831B2 (ja) 2019-04-10

Family

ID=57248397

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2018511588A Active JP6497831B2 (ja) 2015-05-13 2015-07-30 追い出しを促すための先読みタグ

Country Status (5)

Country Link
US (2) US9971693B2 (enExample)
EP (1) EP3295314A4 (enExample)
JP (1) JP6497831B2 (enExample)
CN (1) CN108139976B (enExample)
WO (1) WO2016182588A1 (enExample)

Families Citing this family (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US10176120B2 (en) 2017-02-22 2019-01-08 International Business Machines Corporation Cache prefetching in offloaded data transfer (ODX)
KR102353859B1 (ko) * 2017-11-01 2022-01-19 삼성전자주식회사 컴퓨팅 장치 및 비휘발성 듀얼 인라인 메모리 모듈
CN110442382B (zh) * 2019-07-31 2021-06-15 西安芯海微电子科技有限公司 预取缓存控制方法、装置、芯片以及计算机可读存储介质
US12223169B2 (en) * 2022-03-17 2025-02-11 Lenovo Global Technology (United States) Inc. Far memory direct caching
KR20240096090A (ko) 2022-12-19 2024-06-26 에스케이하이닉스 주식회사 메모리 간의 접속 지연의 차이를 개선한 스위칭 컨트롤러, 스토리지 장치 및 컴퓨팅 시스템
US12386508B2 (en) 2023-05-09 2025-08-12 Samsung Electronics Co., Ltd. Systems and methods for cache management of a storage device

Family Cites Families (22)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4731739A (en) 1983-08-29 1988-03-15 Amdahl Corporation Eviction control apparatus
JPH10320285A (ja) * 1997-05-20 1998-12-04 Toshiba Corp キャッシュメモリ及び情報処理システム
GB2348024B (en) 1999-03-16 2003-06-25 Ibm Cache memory systems
US6925534B2 (en) 2001-12-31 2005-08-02 Intel Corporation Distributed memory module cache prefetch
US6990557B2 (en) 2002-06-04 2006-01-24 Sandbridge Technologies, Inc. Method and apparatus for multithreaded cache with cache eviction based on thread identifier
US7555633B1 (en) 2003-11-03 2009-06-30 Advanced Micro Devices, Inc. Instruction cache prefetch based on trace cache eviction
US7130965B2 (en) 2003-12-23 2006-10-31 Intel Corporation Apparatus and method for store address for store address prefetch and line locking
KR20060130120A (ko) 2004-03-24 2006-12-18 마쯔시다덴기산교 가부시키가이샤 캐시 메모리 및 그 제어 방법
US7558920B2 (en) 2004-06-30 2009-07-07 Intel Corporation Apparatus and method for partitioning a shared cache of a chip multi-processor
US7840761B2 (en) 2005-04-01 2010-11-23 Stmicroelectronics, Inc. Apparatus and method for supporting execution of prefetch threads
GB0603552D0 (en) * 2006-02-22 2006-04-05 Advanced Risc Mach Ltd Cache management within a data processing apparatus
US7493452B2 (en) 2006-08-18 2009-02-17 International Business Machines Corporation Method to efficiently prefetch and batch compiler-assisted software cache accesses
GB0722707D0 (en) * 2007-11-19 2007-12-27 St Microelectronics Res & Dev Cache memory
US8615633B2 (en) * 2009-04-23 2013-12-24 Empire Technology Development Llc Multi-core processor cache coherence for reduced off-chip traffic
US20110072218A1 (en) 2009-09-24 2011-03-24 Srilatha Manne Prefetch promotion mechanism to reduce cache pollution
US8443151B2 (en) 2009-11-09 2013-05-14 Intel Corporation Prefetch optimization in shared resource multi-core systems
US8478942B2 (en) * 2010-09-27 2013-07-02 Advanced Micro Devices, Inc. Method and apparatus for reducing processor cache pollution caused by aggressive prefetching
JP2014115851A (ja) * 2012-12-10 2014-06-26 Canon Inc データ処理装置及びその制御方法
US20140173203A1 (en) 2012-12-18 2014-06-19 Andrew T. Forsyth Block Memory Engine
US20140181402A1 (en) 2012-12-21 2014-06-26 Advanced Micro Devices, Inc. Selective cache memory write-back and replacement policies
US9792212B2 (en) * 2014-09-12 2017-10-17 Intel Corporation Virtual shared cache mechanism in a processing device
US9684603B2 (en) * 2015-01-22 2017-06-20 Empire Technology Development Llc Memory initialization using cache state

Also Published As

Publication number Publication date
WO2016182588A1 (en) 2016-11-17
CN108139976B (zh) 2020-10-27
US20160335186A1 (en) 2016-11-17
US10613984B2 (en) 2020-04-07
US9971693B2 (en) 2018-05-15
CN108139976A (zh) 2018-06-08
US20180239706A1 (en) 2018-08-23
EP3295314A1 (en) 2018-03-21
EP3295314A4 (en) 2019-01-09
JP2018519614A (ja) 2018-07-19

Similar Documents

Publication Publication Date Title
JP6497831B2 (ja) 追い出しを促すための先読みタグ
US9122613B2 (en) Prefetching of data and instructions in a data processing apparatus
US8935478B2 (en) Variable cache line size management
US9274959B2 (en) Handling virtual memory address synonyms in a multi-level cache hierarchy structure
US9727469B2 (en) Performance-driven cache line memory access
US9262328B2 (en) Using cache hit information to manage prefetches
TWI332149B (en) Information processing apparatus and information processing method
US8762651B2 (en) Maintaining cache coherence in a multi-node, symmetric multiprocessing computer
JP7232175B2 (ja) キャッシュメモリのデータ置換方法及びプロセッサ
EP1983439B1 (en) Prefetching based on streaming hints
US8364904B2 (en) Horizontal cache persistence in a multi-compute node, symmetric multiprocessing computer
JP2005302034A (ja) メモリを管理するためのシステムおよび方法
US10552334B2 (en) Systems and methods for acquiring data for loads at different access times from hierarchical sources using a load queue as a temporary storage buffer and completing the load early
US9367466B2 (en) Conditional prefetching
JP2009528612A (ja) データ処理システム並びにデータ及び／又は命令のプリフェッチ方法
TW201621671A (zh) 在多記憶體存取代理器動態更新硬體預取特性為互斥或共享的裝置與方法
JP2018519614A5 (enExample)
US9384131B2 (en) Systems and methods for accessing cache memory
US20130332672A1 (en) Process identifier-based cache information transfer
CN114281715B (zh) 缓存合成预取方法、装置、处理器以及电子设备
US9330005B2 (en) Interface and method for inter-thread communication
WO2016153545A1 (en) Main memory prefetch operation and multiple prefetch operations
US9542318B2 (en) Temporary cache memory eviction
US9075732B2 (en) Data caching method
US8484423B2 (en) Method and apparatus for controlling cache using transaction flags

Legal Events

Date Code Title Description
A621 Written request for application examination

Free format text: JAPANESE INTERMEDIATE CODE: A621

Effective date: 20180313

A711 Notification of change in applicant

Free format text: JAPANESE INTERMEDIATE CODE: A712

Effective date: 20180712

A711 Notification of change in applicant

Free format text: JAPANESE INTERMEDIATE CODE: A711

Effective date: 20180724

A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A821

Effective date: 20180712

A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A821

Effective date: 20180724

A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20180823

A977 Report on retrieval

Free format text: JAPANESE INTERMEDIATE CODE: A971007

Effective date: 20181017

A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20181026

A871 Explanation of circumstances concerning accelerated examination

Free format text: JAPANESE INTERMEDIATE CODE: A871

Effective date: 20181026

A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

Effective date: 20181029

AA91 Notification that invitation to amend document was cancelled

Free format text: JAPANESE INTERMEDIATE CODE: A971091

Effective date: 20190205

A975 Report on accelerated examination

Free format text: JAPANESE INTERMEDIATE CODE: A971005

Effective date: 20190206

TRDD Decision of grant or rejection written
A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

Effective date: 20190208

A61 First payment of annual fees (during grant procedure)

Free format text: JAPANESE INTERMEDIATE CODE: A61

Effective date: 20190311

R150 Certificate of patent or registration of utility model

Ref document number: 6497831

Country of ref document: JP

Free format text: JAPANESE INTERMEDIATE CODE: R150

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250