JP6388865B2 - 相互関係のある二次元データセットを効率的かつ高速に処理するプロセッサ、システム、および方法 - Google Patents

相互関係のある二次元データセットを効率的かつ高速に処理するプロセッサ、システム、および方法 Download PDF

Info

Publication number
JP6388865B2
JP6388865B2 JP2015529830A JP2015529830A JP6388865B2 JP 6388865 B2 JP6388865 B2 JP 6388865B2 JP 2015529830 A JP2015529830 A JP 2015529830A JP 2015529830 A JP2015529830 A JP 2015529830A JP 6388865 B2 JP6388865 B2 JP 6388865B2
Authority
JP
Japan
Prior art keywords
data
instruction
processor
memory
adjacent
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
JP2015529830A
Other languages
English (en)
Japanese (ja)
Other versions
JP2015529363A (ja
JP2015529363A5 (enExample
Inventor
エム． ジョンソン ウィリアム
エム． ジョンソン ウィリアム
Original Assignee
マイヤプリカ テクノロジー エルエルシー
マイヤプリカ テクノロジー エルエルシー
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by マイヤプリカ テクノロジー エルエルシー, マイヤプリカ テクノロジー エルエルシー filed Critical マイヤプリカ テクノロジー エルエルシー
Publication of JP2015529363A publication Critical patent/JP2015529363A/ja
Publication of JP2015529363A5 publication Critical patent/JP2015529363A5/ja
Application granted granted Critical
Publication of JP6388865B2 publication Critical patent/JP6388865B2/ja
Expired - Fee Related legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06T—IMAGE DATA PROCESSING OR GENERATION, IN GENERAL
    • G06T1/00—General purpose image data processing
    • G06T1/20—Processor architectures; Processor configuration, e.g. pipelining
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F15/00—Digital computers in general; Data processing equipment in general
    • G06F15/76—Architectures of general purpose stored program computers
    • G06F15/80—Architectures of general purpose stored program computers comprising an array of processing units with common control, e.g. single instruction multiple data processors
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/30003—Arrangements for executing specific machine instructions
    • G06F9/3004—Arrangements for executing specific machine instructions to perform operations on memory
    • G06F9/30043—LOAD or STORE instructions; Clear instruction
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/38—Concurrent instruction execution, e.g. pipeline or look ahead
    • G06F9/3802—Instruction prefetching
    • G06F9/3814—Implementation provisions of instruction buffers, e.g. prefetch buffer; banks
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/38—Concurrent instruction execution, e.g. pipeline or look ahead
    • G06F9/3824—Operand accessing
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/38—Concurrent instruction execution, e.g. pipeline or look ahead
    • G06F9/3885—Concurrent instruction execution, e.g. pipeline or look ahead using a plurality of independent parallel functional units
    • G06F9/3887—Concurrent instruction execution, e.g. pipeline or look ahead using a plurality of independent parallel functional units controlled by a single instruction for multiple data lanes [SIMD]
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/38—Concurrent instruction execution, e.g. pipeline or look ahead
    • G06F9/3885—Concurrent instruction execution, e.g. pipeline or look ahead using a plurality of independent parallel functional units
    • G06F9/3893—Concurrent instruction execution, e.g. pipeline or look ahead using a plurality of independent parallel functional units controlled in tandem, e.g. multiplier-accumulator
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06T—IMAGE DATA PROCESSING OR GENERATION, IN GENERAL
    • G06T1/00—General purpose image data processing
    • G06T1/60—Memory management

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Software Systems (AREA)
  • Physics & Mathematics (AREA)
  • General Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Computing Systems (AREA)
  • Image Processing (AREA)
  • Multi Processors (AREA)
  • Advance Control (AREA)
JP2015529830A 2012-09-04 2013-08-09 相互関係のある二次元データセットを効率的かつ高速に処理するプロセッサ、システム、および方法 Expired - Fee Related JP6388865B2 (ja)

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
US13/602,958 US9183614B2 (en) 2011-09-03 2012-09-04 Processor, system, and method for efficient, high-throughput processing of two-dimensional, interrelated data sets
US13/602,958 2012-09-04
PCT/US2013/054340 WO2014039210A1 (en) 2012-09-04 2013-08-09 Processor, system, and method for efficient, high-throughput processing of two-dimensional, interrelated data sets

Publications (3)

Publication Number Publication Date
JP2015529363A JP2015529363A (ja) 2015-10-05
JP2015529363A5 JP2015529363A5 (enExample) 2016-09-23
JP6388865B2 true JP6388865B2 (ja) 2018-09-12

Family

ID=49036636

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2015529830A Expired - Fee Related JP6388865B2 (ja) 2012-09-04 2013-08-09 相互関係のある二次元データセットを効率的かつ高速に処理するプロセッサ、システム、および方法

Country Status (6)

Country Link
US (4) US9183614B2 (enExample)
EP (1) EP2893460A1 (enExample)
JP (1) JP6388865B2 (enExample)
KR (1) KR102106360B1 (enExample)
HK (1) HK1210530A1 (enExample)
WO (1) WO2014039210A1 (enExample)

Families Citing this family (11)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US9183614B2 (en) 2011-09-03 2015-11-10 Mireplica Technology, Llc Processor, system, and method for efficient, high-throughput processing of two-dimensional, interrelated data sets
CN105608022B (zh) * 2014-11-25 2017-08-01 南方电网科学研究院有限责任公司 一种基于倒排技术的智能安全芯片的指令分发方法和系统
US9898292B2 (en) * 2015-02-25 2018-02-20 Mireplica Technology, Llc Hardware instruction generation unit for specialized processors
JP6771018B2 (ja) * 2015-07-23 2020-10-21 マイヤプリカ テクノロジー エルエルシー 二次元配列プロセッサの性能向上
US10535114B2 (en) * 2015-08-18 2020-01-14 Nvidia Corporation Controlling multi-pass rendering sequences in a cache tiling architecture
US10204396B2 (en) 2016-02-26 2019-02-12 Google Llc Compiler managed memory for image processor
CN106603692B (zh) * 2016-12-27 2020-12-01 中国银联股份有限公司 一种分布式存储系统中的数据存储方法及装置
CN111126589B (zh) * 2019-12-31 2022-05-20 昆仑芯(北京)科技有限公司 神经网络数据处理装置、方法和电子设备
CN113568665B (zh) * 2020-04-29 2023-11-17 北京希姆计算科技有限公司 一种数据处理装置
CN113341959B (zh) * 2021-05-25 2022-02-11 吉利汽车集团有限公司 一种机器人数据统计方法及其系统
US12050532B2 (en) 2022-09-23 2024-07-30 Apple Inc. Routing circuit for computer resource topology

Family Cites Families (18)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5129092A (en) 1987-06-01 1992-07-07 Applied Intelligent Systems,Inc. Linear chain of parallel processors and method of using same
US6948050B1 (en) * 1989-11-17 2005-09-20 Texas Instruments Incorporated Single integrated circuit embodying a dual heterogenous processors with separate instruction handling hardware
JPH04114262A (ja) * 1990-09-05 1992-04-15 Fujitsu Ltd 高速データ処理装置
JPH05151347A (ja) * 1991-11-28 1993-06-18 Olympus Optical Co Ltd 並列画像処理プロセツサ
US6116768A (en) * 1993-11-30 2000-09-12 Texas Instruments Incorporated Three input arithmetic logic unit with barrel rotator
EP1181648A1 (en) * 1999-04-09 2002-02-27 Clearspeed Technology Limited Parallel data processing apparatus
US7526630B2 (en) 1999-04-09 2009-04-28 Clearspeed Technology, Plc Parallel data processing apparatus
US6832307B2 (en) 2001-07-19 2004-12-14 Stmicroelectronics, Inc. Instruction fetch buffer stack fold decoder for generating foldable instruction status information
CN101084483A (zh) 2004-05-03 2007-12-05 硅奥普迪思公司 用于simd阵列处理机的位串行处理元件
TWI256560B (en) 2004-06-15 2006-06-11 Sunplus Technology Co Ltd A system with dynamic adjustable coprocessor numbers
US20080235490A1 (en) * 2004-06-18 2008-09-25 Anthony Mark Jones System for configuring a processor array
US8024549B2 (en) 2005-03-04 2011-09-20 Mtekvision Co., Ltd. Two-dimensional processor array of processing elements
US8032688B2 (en) 2005-06-30 2011-10-04 Intel Corporation Micro-tile memory interfaces
US8878860B2 (en) * 2006-12-28 2014-11-04 Intel Corporation Accessing memory using multi-tiling
JP5101128B2 (ja) 2007-02-21 2012-12-19 株式会社東芝 メモリ管理システム
US20080235493A1 (en) 2007-03-23 2008-09-25 Qualcomm Incorporated Instruction communication techniques for multi-processor system
US10078620B2 (en) 2011-05-27 2018-09-18 New York University Runtime reconfigurable dataflow processor with multi-port memory access module
US9183614B2 (en) 2011-09-03 2015-11-10 Mireplica Technology, Llc Processor, system, and method for efficient, high-throughput processing of two-dimensional, interrelated data sets

Also Published As

Publication number Publication date
JP2015529363A (ja) 2015-10-05
US10013733B2 (en) 2018-07-03
US9984432B2 (en) 2018-05-29
US10540734B2 (en) 2020-01-21
US20150228052A1 (en) 2015-08-13
US20160063665A1 (en) 2016-03-03
EP2893460A1 (en) 2015-07-15
KR20150052282A (ko) 2015-05-13
US20130307859A1 (en) 2013-11-21
KR102106360B1 (ko) 2020-05-04
WO2014039210A1 (en) 2014-03-13
US20150227370A1 (en) 2015-08-13
HK1210530A1 (en) 2016-04-22
US9183614B2 (en) 2015-11-10

Similar Documents

Publication Publication Date Title
JP6388865B2 (ja) 相互関係のある二次元データセットを効率的かつ高速に処理するプロセッサ、システム、および方法
CN1993709B (zh) 信号处理设备
KR101391498B1 (ko) 하나 이상의 프로세서와 메모리를 갖는 플랫폼 상에서객체를 처리하는 방법, 및 이 방법을 이용한 플랫폼
KR102801413B1 (ko) 다수의 레지스터들 중에서의 선택을 이용한 simd 피연산자 순열
JPH08511919A (ja) 動き推定コプロセッサ
JP2015529363A5 (enExample)
US20220036632A1 (en) Post-processing in a memory-system efficient manner
US9460489B2 (en) Image processing apparatus and image processing method for performing pixel alignment
WO2019041264A1 (zh) 图像处理装置、方法及相关电路
US10013735B2 (en) Graphics processing unit with bayer mapping
Park et al. Programmable multimedia platform based on reconfigurable processor for 8K UHD TV
EP1195719A2 (en) Rendering memory in a volume rendering system
US9852092B2 (en) System and method for memory access
AU739533B2 (en) Graphics processor architecture
US9600909B2 (en) Processed texel cache
Wang et al. Design and implementation of a flexible DMA controller in video codec system
JP5488609B2 (ja) リングバスによって相互接続された複数の処理要素を有する単一命令多重データ（ｓｉｍｄ）プロセッサ
Chukanov et al. GPU Memory Transfer Optimization for Computed Tomography Image Processing

Legal Events

Date Code Title Description
A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A821

Effective date: 20150508

A711 Notification of change in applicant

Free format text: JAPANESE INTERMEDIATE CODE: A711

Effective date: 20150508

A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20160729

A621 Written request for application examination

Free format text: JAPANESE INTERMEDIATE CODE: A621

Effective date: 20160729

A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20160802

A977 Report on retrieval

Free format text: JAPANESE INTERMEDIATE CODE: A971007

Effective date: 20170829

A131 Notification of reasons for refusal

Free format text: JAPANESE INTERMEDIATE CODE: A131

Effective date: 20170905

A601 Written request for extension of time

Free format text: JAPANESE INTERMEDIATE CODE: A601

Effective date: 20171129

A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20180202

TRDD Decision of grant or rejection written
A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

Effective date: 20180724

A61 First payment of annual fees (during grant procedure)

Free format text: JAPANESE INTERMEDIATE CODE: A61

Effective date: 20180815

R150 Certificate of patent or registration of utility model

Ref document number: 6388865

Country of ref document: JP

Free format text: JAPANESE INTERMEDIATE CODE: R150

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

LAPS Cancellation because of no payment of annual fees