JP6385435B2 - Ｐｃｄ内の電力消費を低減するためにコア電圧レベルを最適化するとともに個々のサブコンポーネントの周波数性能を向上させるための方法およびシステム - Google Patents

Ｐｃｄ内の電力消費を低減するためにコア電圧レベルを最適化するとともに個々のサブコンポーネントの周波数性能を向上させるための方法およびシステム Download PDF

Info

Publication number
JP6385435B2
JP6385435B2 JP2016531693A JP2016531693A JP6385435B2 JP 6385435 B2 JP6385435 B2 JP 6385435B2 JP 2016531693 A JP2016531693 A JP 2016531693A JP 2016531693 A JP2016531693 A JP 2016531693A JP 6385435 B2 JP6385435 B2 JP 6385435B2
Authority
JP
Japan
Prior art keywords
voltage
voltage level
subsystem
computing device
pcd
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active
Application number
JP2016531693A
Other languages
English (en)
Japanese (ja)
Other versions
JP2016539420A (ja
JP2016539420A5 (enExample
Inventor
ヒー・ジュン・パク
イラン・リ
インホ・ファン
ヨン・ホン・カン
ジョシュア・スタブス
ショーン・スウィーニー
アール・ニコルソン・ギブソン
アンドリュー・ジェイ・フランツ
Original Assignee
クアルコム，インコーポレイテッド
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by クアルコム，インコーポレイテッド filed Critical クアルコム，インコーポレイテッド
Publication of JP2016539420A publication Critical patent/JP2016539420A/ja
Publication of JP2016539420A5 publication Critical patent/JP2016539420A5/ja
Application granted granted Critical
Publication of JP6385435B2 publication Critical patent/JP6385435B2/ja
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F1/00—Details not covered by groups G06F3/00 - G06F13/00 and G06F21/00
    • G06F1/26—Power supply means, e.g. regulation thereof
    • G06F1/32—Means for saving power
    • G06F1/3203—Power management, i.e. event-based initiation of a power-saving mode
    • G06F1/3234—Power saving characterised by the action undertaken
    • G06F1/3296—Power saving characterised by the action undertaken by lowering the supply or operating voltage
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F1/00—Details not covered by groups G06F3/00 - G06F13/00 and G06F21/00
    • G06F1/26—Power supply means, e.g. regulation thereof
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F1/00—Details not covered by groups G06F3/00 - G06F13/00 and G06F21/00
    • G06F1/26—Power supply means, e.g. regulation thereof
    • G06F1/32—Means for saving power
    • G06F1/3203—Power management, i.e. event-based initiation of a power-saving mode
    • G06F1/3234—Power saving characterised by the action undertaken
    • G06F1/324—Power saving characterised by the action undertaken by lowering clock frequency
    • Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y02—TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE
    • Y02D—CLIMATE CHANGE MITIGATION TECHNOLOGIES IN INFORMATION AND COMMUNICATION TECHNOLOGIES [ICT], I.E. INFORMATION AND COMMUNICATION TECHNOLOGIES AIMING AT THE REDUCTION OF THEIR OWN ENERGY USE
    • Y02D10/00—Energy efficient computing, e.g. low power processors, power management or thermal management

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Power Sources (AREA)
  • Telephone Function (AREA)
  • Supply And Distribution Of Alternating Current (AREA)
JP2016531693A 2013-11-21 2014-11-21 Ｐｃｄ内の電力消費を低減するためにコア電圧レベルを最適化するとともに個々のサブコンポーネントの周波数性能を向上させるための方法およびシステム Active JP6385435B2 (ja)

Applications Claiming Priority (5)

Application Number Priority Date Filing Date Title
US201361907382P 2013-11-21 2013-11-21
US61/907,382 2013-11-21
US14/187,270 2014-02-22
US14/187,270 US9927866B2 (en) 2013-11-21 2014-02-22 Method and system for optimizing a core voltage level and enhancing frequency performance of individual subcomponents for reducing power consumption within a PCD
PCT/US2014/066956 WO2015080982A1 (en) 2013-11-21 2014-11-21 Method and system for optimizing a core voltage level and operating frequency of individual subcomponents for reducing power consumption within a portable computing device

Publications (3)

Publication Number Publication Date
JP2016539420A JP2016539420A (ja) 2016-12-15
JP2016539420A5 JP2016539420A5 (enExample) 2017-12-14
JP6385435B2 true JP6385435B2 (ja) 2018-09-05

Family

ID=53174522

Family Applications (2)

Application Number Title Priority Date Filing Date
JP2016531693A Active JP6385435B2 (ja) 2013-11-21 2014-11-21 Ｐｃｄ内の電力消費を低減するためにコア電圧レベルを最適化するとともに個々のサブコンポーネントの周波数性能を向上させるための方法およびシステム
JP2017503002A Active JP6224865B2 (ja) 2013-11-21 2015-07-14 Ｐｃｄ内の電力消費を低減するためにコア電圧レベルを最適化するとともに個々のサブコンポーネントの周波数性能を向上させるための方法およびシステム

Family Applications After (1)

Application Number Title Priority Date Filing Date
JP2017503002A Active JP6224865B2 (ja) 2013-11-21 2015-07-14 Ｐｃｄ内の電力消費を低減するためにコア電圧レベルを最適化するとともに個々のサブコンポーネントの周波数性能を向上させるための方法およびシステム

Country Status (8)

Country Link
US (2) US9927866B2 (enExample)
EP (2) EP3072031B1 (enExample)
JP (2) JP6385435B2 (enExample)
KR (2) KR102464295B1 (enExample)
CN (2) CN110554755B (enExample)
ES (1) ES2827252T3 (enExample)
HU (1) HUE050478T2 (enExample)
WO (1) WO2015080982A1 (enExample)

Families Citing this family (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US9933827B2 (en) 2013-02-19 2018-04-03 Qualcomm Incorporated Method and apparatus for hybrid chip-level voltage scaling
US9927866B2 (en) 2013-11-21 2018-03-27 Qualcomm Incorporated Method and system for optimizing a core voltage level and enhancing frequency performance of individual subcomponents for reducing power consumption within a PCD
US10474208B2 (en) * 2016-03-31 2019-11-12 Intel Corporation Systems, methods and devices for using thermal margin of a core in a processor
US10296067B2 (en) * 2016-04-08 2019-05-21 Qualcomm Incorporated Enhanced dynamic clock and voltage scaling (DCVS) scheme
US10014693B2 (en) * 2016-05-23 2018-07-03 Qualcomm Incorporated System and method for reducing power consumption and improving performance based on shared regulator current supply voltage
CN107992183B (zh) * 2017-12-18 2022-05-31 联想(北京)有限公司 一种cpu功耗限值的优化方法及电子设备
CN109348055B (zh) * 2018-10-11 2020-12-08 Oppo广东移动通信有限公司 显示控制方法、显示控制装置、电子设备及可读存储介质
CN112068690B (zh) * 2020-09-04 2022-09-20 龙芯中科技术股份有限公司 处理器调频方法及装置

Family Cites Families (25)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5787294A (en) * 1995-10-13 1998-07-28 Vlsi Technology, Inc. System for reducing the power consumption of a computer system and method therefor
US6279114B1 (en) * 1998-11-04 2001-08-21 Sandisk Corporation Voltage negotiation in a single host multiple cards system
CA2306969A1 (en) * 2000-04-28 2001-10-28 Ibm Canada Limited-Ibm Canada Limitee Dynamic scaling back of latch requests for computer system resources
US6952748B1 (en) 2001-01-02 2005-10-04 Advanced Micro Devices, Inc. Voltage request arbiter
JP2004326307A (ja) * 2003-04-23 2004-11-18 Kyocera Mita Corp 画像形成装置
US7966511B2 (en) 2004-07-27 2011-06-21 Intel Corporation Power management coordination in multi-core processors
US7383451B2 (en) * 2005-02-18 2008-06-03 Lenovo (Singapore) Pte. Ltd. Controlling power usage of computing device components in holistic manner
US7444526B2 (en) * 2005-06-16 2008-10-28 International Business Machines Corporation Performance conserving method for reducing power consumption in a server system
US20070005152A1 (en) * 2005-06-30 2007-01-04 Ben Karr Method and apparatus for monitoring power in integrated circuits
US7420378B2 (en) 2006-07-11 2008-09-02 International Business Machines Corporation Power grid structure to optimize performance of a multiple core processor
US8327158B2 (en) 2006-11-01 2012-12-04 Texas Instruments Incorporated Hardware voting mechanism for arbitrating scaling of shared voltage domain, integrated circuits, processes and systems
US7962183B2 (en) 2006-12-28 2011-06-14 Texas Instruments Incorporated Apparatus for and method of managing peak current consumption of multiple subsystems in a mobile handset
US20080307240A1 (en) * 2007-06-08 2008-12-11 Texas Instruments Incorporated Power management electronic circuits, systems, and methods and processes of manufacture
US8010822B2 (en) 2008-03-28 2011-08-30 Microsoft Corporation Power-aware thread scheduling and dynamic use of processors
EP2226932B1 (en) * 2009-03-02 2013-10-16 Alcatel Lucent Method for amplifying a signal by a power amplifier, power amplifier system, device, computer program product, and digital storage medium thereof
US8886981B1 (en) * 2010-09-15 2014-11-11 F5 Networks, Inc. Systems and methods for idle driven scheduling
US9063730B2 (en) 2010-12-20 2015-06-23 Intel Corporation Performing variation-aware profiling and dynamic core allocation for a many-core processor
US9104499B2 (en) * 2010-12-21 2015-08-11 Qualcomm Incorporated System for minimizing resource latency between processor application states in a portable computing device by scheduling resource state set transitions
US9285856B2 (en) * 2010-12-21 2016-03-15 Qualcomm Incorporated Method and system for rapid entry into and for rapid exiting from sleep states for processors of a portable computing device
US9383804B2 (en) 2011-07-14 2016-07-05 Qualcomm Incorporated Method and system for reducing thermal load by forced power collapse
US8761698B2 (en) * 2011-07-27 2014-06-24 Intel Mobile Communications GmbH Transmit circuit, method for adjusting a bias of a power amplifier and method for adapting the provision of a bias information
CN108196665A (zh) * 2011-11-07 2018-06-22 联想(北京)有限公司 一种数据处理方法及装置
US10095295B2 (en) 2011-12-14 2018-10-09 Advanced Micro Devices, Inc. Method and apparatus for power management of a graphics processing core in a virtual environment
US20130166924A1 (en) 2011-12-21 2013-06-27 Jen-Chieh Yang Method for performing scenario driven voltage scaling, and associated apparatus
US9927866B2 (en) 2013-11-21 2018-03-27 Qualcomm Incorporated Method and system for optimizing a core voltage level and enhancing frequency performance of individual subcomponents for reducing power consumption within a PCD

Also Published As

Publication number Publication date
KR102464295B1 (ko) 2022-11-04
JP6224865B2 (ja) 2017-11-01
CN110554755B (zh) 2023-05-30
CN105992985B (zh) 2019-09-03
KR20210094139A (ko) 2021-07-28
ES2827252T3 (es) 2021-05-20
EP3739429A1 (en) 2020-11-18
JP2017527888A (ja) 2017-09-21
CN105992985A (zh) 2016-10-05
US9690363B2 (en) 2017-06-27
HUE050478T2 (hu) 2020-12-28
KR102282808B1 (ko) 2021-07-27
KR20160086874A (ko) 2016-07-20
JP2016539420A (ja) 2016-12-15
WO2015080982A1 (en) 2015-06-04
CN110554755A (zh) 2019-12-10
US20150143148A1 (en) 2015-05-21
US20150143143A1 (en) 2015-05-21
EP3072031A1 (en) 2016-09-28
EP3072031B1 (en) 2020-07-29
US9927866B2 (en) 2018-03-27

Similar Documents

Publication Publication Date Title
JP6385435B2 (ja) Ｐｃｄ内の電力消費を低減するためにコア電圧レベルを最適化するとともに個々のサブコンポーネントの周波数性能を向上させるための方法およびシステム
US9665161B2 (en) Method and computer-readable medium for dynamically managing power of multi-core processor
JP6693958B2 (ja) ポータブルコンピューティングデバイスにおけるピーク動的電力管理のためのシステムおよび方法
US9430014B2 (en) System and method for idle state optimization in a multi-processor system on a chip
KR20180048993A (ko) 메모리 상태 천이 타이머들을 동적으로 조정하기 위한 시스템들 및 방법들
EP3172637B1 (en) Method and system for optimizing power usage by individual subsystems of a portable computing device
CN105210007B (zh) 用于具有两个或两个以上使用模式的便携式计算装置中的可再充电电源管理的系统和方法
CN116745732B (zh) 核电压调节器能量感知任务调度
US20150161070A1 (en) Method and system for managing bandwidth demand for a variable bandwidth processing element in a portable computing device
US8589715B2 (en) Method and system for correcting timing errors due to thermal changes within a portable computing device
US11644853B2 (en) Power delivery system having low- and high-power power supplies
US9594588B2 (en) Method and apparatus of adaptive application performance

Legal Events

Date Code Title Description
A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20160524

A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20171106

A621 Written request for application examination

Free format text: JAPANESE INTERMEDIATE CODE: A621

Effective date: 20171106

A977 Report on retrieval

Free format text: JAPANESE INTERMEDIATE CODE: A971007

Effective date: 20180228

A131 Notification of reasons for refusal

Free format text: JAPANESE INTERMEDIATE CODE: A131

Effective date: 20180402

A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20180601

TRDD Decision of grant or rejection written
A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

Effective date: 20180709

A61 First payment of annual fees (during grant procedure)

Free format text: JAPANESE INTERMEDIATE CODE: A61

Effective date: 20180807

R150 Certificate of patent or registration of utility model

Ref document number: 6385435

Country of ref document: JP

Free format text: JAPANESE INTERMEDIATE CODE: R150

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250