JP6352744B2 - Ic設計データの比較およびマージング - Google Patents

Ic設計データの比較およびマージング Download PDF

Info

Publication number
JP6352744B2
JP6352744B2 JP2014188834A JP2014188834A JP6352744B2 JP 6352744 B2 JP6352744 B2 JP 6352744B2 JP 2014188834 A JP2014188834 A JP 2014188834A JP 2014188834 A JP2014188834 A JP 2014188834A JP 6352744 B2 JP6352744 B2 JP 6352744B2
Authority
JP
Japan
Prior art keywords
data store
section
version
key
ancestor
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active
Application number
JP2014188834A
Other languages
English (en)
Japanese (ja)
Other versions
JP2015079493A (ja
JP2015079493A5 (https=
Inventor
ドビンソン イアン
ドビンソン イアン
Original Assignee
ダッソー システムズ アメリカス コーポレイション
ダッソー システムズ アメリカス コーポレイション
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by ダッソー システムズ アメリカス コーポレイション, ダッソー システムズ アメリカス コーポレイション filed Critical ダッソー システムズ アメリカス コーポレイション
Publication of JP2015079493A publication Critical patent/JP2015079493A/ja
Publication of JP2015079493A5 publication Critical patent/JP2015079493A5/ja
Application granted granted Critical
Publication of JP6352744B2 publication Critical patent/JP6352744B2/ja
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Classifications

    • GPHYSICS
    • G06COMPUTING OR CALCULATING; COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F8/00Arrangements for software engineering
    • G06F8/70Software maintenance or management
    • G06F8/71Version control; Configuration management
    • GPHYSICS
    • G06COMPUTING OR CALCULATING; COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F30/00Computer-aided design [CAD]
    • G06F30/30Circuit design
    • GPHYSICS
    • G06COMPUTING OR CALCULATING; COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F30/00Computer-aided design [CAD]
    • G06F30/30Circuit design
    • G06F30/39Circuit design at the physical level
    • G06F30/398Design verification or optimisation, e.g. using design rule check [DRC], layout versus schematics [LVS] or finite element methods [FEM]
    • GPHYSICS
    • G06COMPUTING OR CALCULATING; COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F16/00Information retrieval; Database structures therefor; File system structures therefor
    • G06F16/10File systems; File servers
    • G06F16/18File system types
    • G06F16/1873Versioning file systems, temporal file systems, e.g. file system supporting different historic versions of files
    • GPHYSICS
    • G06COMPUTING OR CALCULATING; COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F16/00Information retrieval; Database structures therefor; File system structures therefor
    • G06F16/20Information retrieval; Database structures therefor; File system structures therefor of structured data, e.g. relational data
    • G06F16/21Design, administration or maintenance of databases
    • G06F16/219Managing data history or versioning
    • GPHYSICS
    • G06COMPUTING OR CALCULATING; COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F16/00Information retrieval; Database structures therefor; File system structures therefor
    • G06F16/30Information retrieval; Database structures therefor; File system structures therefor of unstructured textual data
    • G06F16/35Clustering; Classification
    • G06F16/355Creation or modification of classes or clusters
    • GPHYSICS
    • G06COMPUTING OR CALCULATING; COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F2111/00Details relating to CAD techniques
    • G06F2111/02CAD in a network environment, e.g. collaborative CAD or distributed simulation
    • GPHYSICS
    • G06COMPUTING OR CALCULATING; COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F2111/00Details relating to CAD techniques
    • G06F2111/12Symbolic schematics

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Evolutionary Computation (AREA)
  • Geometry (AREA)
  • Software Systems (AREA)
  • Computer Security & Cryptography (AREA)
  • Information Retrieval, Db Structures And Fs Structures Therefor (AREA)
  • User Interface Of Digital Computer (AREA)
JP2014188834A 2013-09-25 2014-09-17 Ic設計データの比較およびマージング Active JP6352744B2 (ja)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US14/036,734 US9557989B2 (en) 2013-09-25 2013-09-25 Comparison and merging of IC design data
US14/036,734 2013-09-25

Publications (3)

Publication Number Publication Date
JP2015079493A JP2015079493A (ja) 2015-04-23
JP2015079493A5 JP2015079493A5 (https=) 2017-08-31
JP6352744B2 true JP6352744B2 (ja) 2018-07-04

Family

ID=51618999

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2014188834A Active JP6352744B2 (ja) 2013-09-25 2014-09-17 Ic設計データの比較およびマージング

Country Status (6)

Country Link
US (1) US9557989B2 (https=)
EP (1) EP2854052A1 (https=)
JP (1) JP6352744B2 (https=)
KR (1) KR20150034106A (https=)
CN (1) CN104572800B (https=)
CA (1) CA2864915A1 (https=)

Families Citing this family (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US9779193B1 (en) * 2015-03-31 2017-10-03 Cadence Design Systems, Inc. Methods, systems, and computer program product for implementing electronic design layouts with symbolic representations
WO2017134651A1 (en) * 2016-02-01 2017-08-10 Shapedo Ltd. Comparing and merging complex data structures
CN106777766B (zh) * 2017-01-03 2019-09-03 山东理工大学 一级渐变刚度板簧的各片副簧下料长度的设计方法
JP6870479B2 (ja) 2017-05-30 2021-05-12 オムロン株式会社 Hmi開発支援装置、hmi開発支援方法、および、hmi開発支援プログラム
CN107341197B (zh) * 2017-06-16 2020-05-05 国电南瑞科技股份有限公司 一种电力系统多版本图形差异可视化展示方法
US10423750B1 (en) * 2017-10-24 2019-09-24 Cadence Design Systems, Inc. Technology database independent components for integrated circuit package
US11907632B2 (en) * 2021-04-16 2024-02-20 Quanta Computer Inc. Automated schematic check
CN114416163A (zh) * 2021-12-27 2022-04-29 中国民航信息网络股份有限公司 一种制品管理方法、系统、存储介质和电子设备

Family Cites Families (11)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP3137231B2 (ja) * 1995-11-02 2001-02-19 株式会社図研 差分表示装置
JP3761156B2 (ja) * 2001-07-27 2006-03-29 三菱電機株式会社 接続図面の編集表示装置、その動作方法およびその方法をコンピュータに実行させるプログラム
US7420573B1 (en) 2001-11-09 2008-09-02 The Mathworks, Inc. System and method for merging electronic diagrams
GB0217201D0 (en) * 2002-07-24 2002-09-04 Beach Solutions Ltd XML database differencing engine
US7373586B2 (en) 2004-09-03 2008-05-13 International Business Machines Corporation Differencing and merging tree-structured documents
US7703027B2 (en) 2005-01-13 2010-04-20 National Instruments Corporation Merging graphical programs
US7904844B2 (en) 2007-03-30 2011-03-08 Taiwan Semiconductor Manufacturing Company, Ltd. System, method, and computer program product for matching cell layout of an integrated circuit design
KR101580258B1 (ko) 2008-06-10 2015-12-28 오아시스 툴링 인코포레이티드 생산용 칩 디자인 워크플로우에서의 셀 무결성, 변경 및 기점에 대한 독립적인 평가 방법 및 장치
US8286132B2 (en) 2008-09-25 2012-10-09 International Business Machines Corporation Comparing and merging structured documents syntactically and semantically
JP2012038266A (ja) * 2010-08-11 2012-02-23 Ricoh Co Ltd 設計支援装置及び設計支援方法
EP2718860A4 (en) 2011-06-10 2015-03-04 Oasis Tooling Inc INTELLECTUAL PROPERTY IDENTIFICATION OF HIERARCHICAL CHIP DESIGN BY SUMMARY

Also Published As

Publication number Publication date
CA2864915A1 (en) 2015-03-25
CN104572800A (zh) 2015-04-29
JP2015079493A (ja) 2015-04-23
US9557989B2 (en) 2017-01-31
KR20150034106A (ko) 2015-04-02
CN104572800B (zh) 2018-08-21
US20150088861A1 (en) 2015-03-26
EP2854052A1 (en) 2015-04-01

Similar Documents

Publication Publication Date Title
JP6352744B2 (ja) Ic設計データの比較およびマージング
US9639240B2 (en) Computer-implemented method for launching an installed application
US8181137B2 (en) Layout versus schematic error system and method
US6684376B1 (en) Method and apparatus for selecting components within a circuit design database
US9292182B2 (en) Business intelligence dashboard assembly tool with indications of relationships among content elements
CN111104123B (zh) 应用程序的自动部署
US6910200B1 (en) Method and apparatus for associating selected circuit instances and for performing a group operation thereon
US9342226B2 (en) Cycle-tapping technique for selecting objects
US10641822B2 (en) Critical path architect
CN102103500A (zh) 操作监视装置
WO2011149646A2 (en) Search-based system management
CN104834759A (zh) 电子设计的实现方法和装置
US8813004B1 (en) Analog fault visualization system and method for circuit designs
US9355130B1 (en) Method and system for component parameter management
US9690893B1 (en) Methods and systems for customizable editing of completed chain of abutted instances
US20160232275A1 (en) Method and apparatus for logical design connectivity-based automatic macro placement
US10055533B2 (en) Visualization of analysis process parameters for layout-based checks
US10114916B1 (en) Method and system to accelerate visualization of waveform data
JPWO2016147219A1 (ja) テキスト可視化システム、テキスト可視化方法、及び、プログラム
US10031989B2 (en) Integrated circuit performance modeling using a connectivity-based condensed resistance model for a conductive structure in an integrated circuit
US20160210396A1 (en) Method and apparatus for visualizing timing margin on a graphical user interface
US8839166B1 (en) Method and apparatus for unified out-of-context flow and automation for IP reuse and hierarchical design flows
CN109298686A (zh) 用于针对基于规则的制造工艺设计使用商业智能的系统和方法
US9436796B2 (en) Method and apparatus for determining common node logical connectivity
US10325052B1 (en) Method and system for implementing custom inter-layer transitions for a multi-layer bus

Legal Events

Date Code Title Description
A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20170720

A621 Written request for application examination

Free format text: JAPANESE INTERMEDIATE CODE: A621

Effective date: 20170720

A977 Report on retrieval

Free format text: JAPANESE INTERMEDIATE CODE: A971007

Effective date: 20180423

TRDD Decision of grant or rejection written
A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

Effective date: 20180529

A61 First payment of annual fees (during grant procedure)

Free format text: JAPANESE INTERMEDIATE CODE: A61

Effective date: 20180607

R150 Certificate of patent or registration of utility model

Ref document number: 6352744

Country of ref document: JP

Free format text: JAPANESE INTERMEDIATE CODE: R150

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250