JP5949122B2 - 制御装置、記憶装置、記憶制御方法 - Google Patents
制御装置、記憶装置、記憶制御方法 Download PDFInfo
- Publication number
- JP5949122B2 JP5949122B2 JP2012109089A JP2012109089A JP5949122B2 JP 5949122 B2 JP5949122 B2 JP 5949122B2 JP 2012109089 A JP2012109089 A JP 2012109089A JP 2012109089 A JP2012109089 A JP 2012109089A JP 5949122 B2 JP5949122 B2 JP 5949122B2
- Authority
- JP
- Japan
- Prior art keywords
- physical
- logical
- written
- physical page
- page
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Fee Related
Links
Images
Classifications
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F12/00—Accessing, addressing or allocating within memory systems or architectures
- G06F12/02—Addressing or allocation; Relocation
- G06F12/0223—User address space allocation, e.g. contiguous or non contiguous base addressing
- G06F12/023—Free address space management
- G06F12/0238—Memory management in non-volatile memory, e.g. resistive RAM or ferroelectric memory
- G06F12/0246—Memory management in non-volatile memory, e.g. resistive RAM or ferroelectric memory in block erasable memory, e.g. flash memory
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F2212/00—Indexing scheme relating to accessing, addressing or allocation within memory systems or architectures
- G06F2212/72—Details relating to flash memory management
- G06F2212/7201—Logical to physical mapping or translation of blocks or pages
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F2212/00—Indexing scheme relating to accessing, addressing or allocation within memory systems or architectures
- G06F2212/72—Details relating to flash memory management
- G06F2212/7207—Details relating to flash memory management management of metadata or control data
Landscapes
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Physics & Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Memory System (AREA)
- Techniques For Improving Reliability Of Storages (AREA)
- Information Retrieval, Db Structures And Fs Structures Therefor (AREA)
Priority Applications (3)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP2012109089A JP5949122B2 (ja) | 2012-05-11 | 2012-05-11 | 制御装置、記憶装置、記憶制御方法 |
| CN2013101625621A CN103389943A (zh) | 2012-05-11 | 2013-05-03 | 控制装置、存储装置及存储控制方法 |
| US13/886,985 US9146858B2 (en) | 2012-05-11 | 2013-05-03 | Control device, storage device, and storage control method |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP2012109089A JP5949122B2 (ja) | 2012-05-11 | 2012-05-11 | 制御装置、記憶装置、記憶制御方法 |
Publications (3)
| Publication Number | Publication Date |
|---|---|
| JP2013235530A JP2013235530A (ja) | 2013-11-21 |
| JP2013235530A5 JP2013235530A5 (enExample) | 2015-03-19 |
| JP5949122B2 true JP5949122B2 (ja) | 2016-07-06 |
Family
ID=49534222
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP2012109089A Expired - Fee Related JP5949122B2 (ja) | 2012-05-11 | 2012-05-11 | 制御装置、記憶装置、記憶制御方法 |
Country Status (3)
| Country | Link |
|---|---|
| US (1) | US9146858B2 (enExample) |
| JP (1) | JP5949122B2 (enExample) |
| CN (1) | CN103389943A (enExample) |
Families Citing this family (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US10261899B2 (en) * | 2014-09-03 | 2019-04-16 | Infineon Technologies Ag | Method, device and system for data processing using dedicated mapping between logical and physical addresses |
| CN107291405B (zh) * | 2017-08-17 | 2020-05-26 | 北京中电华大电子设计有限责任公司 | 一种NorFlash的数据管理方法与装置 |
| KR102795754B1 (ko) | 2018-11-16 | 2025-04-15 | 삼성전자주식회사 | 스토리지 장치 및 이를 포함하는 스토리지 시스템 |
Family Cites Families (9)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US6711663B2 (en) * | 2001-11-15 | 2004-03-23 | Key Technology Corporation | Algorithm of flash memory capable of quickly building table and preventing improper operation and control system thereof |
| JP5162846B2 (ja) | 2005-07-29 | 2013-03-13 | ソニー株式会社 | 記憶装置、コンピュータシステム、および記憶システム |
| JP5076411B2 (ja) | 2005-11-30 | 2012-11-21 | ソニー株式会社 | 記憶装置、コンピュータシステム |
| JP2007164318A (ja) * | 2005-12-12 | 2007-06-28 | Renesas Technology Corp | 記憶装置 |
| JP4537420B2 (ja) | 2007-04-02 | 2010-09-01 | 株式会社リコー | Simd型マイクロプロセッサ |
| KR101473344B1 (ko) * | 2007-08-24 | 2014-12-17 | 삼성전자 주식회사 | 플래시 메모리를 스토리지로 사용하는 장치 및 그 동작방법 |
| JP4356782B2 (ja) | 2007-09-12 | 2009-11-04 | ソニー株式会社 | メモリ装置、メモリ制御方法、およびプログラム |
| JP4687720B2 (ja) * | 2008-01-30 | 2011-05-25 | Tdk株式会社 | メモリコントローラ、メモリコントローラを備えるフラッシュメモリシステム、並びにフラッシュメモリの制御方法 |
| TWI385517B (zh) * | 2008-12-05 | 2013-02-11 | Apacer Technology Inc | Storage device and data management method |
-
2012
- 2012-05-11 JP JP2012109089A patent/JP5949122B2/ja not_active Expired - Fee Related
-
2013
- 2013-05-03 CN CN2013101625621A patent/CN103389943A/zh active Pending
- 2013-05-03 US US13/886,985 patent/US9146858B2/en not_active Expired - Fee Related
Also Published As
| Publication number | Publication date |
|---|---|
| CN103389943A (zh) | 2013-11-13 |
| US20130304973A1 (en) | 2013-11-14 |
| US9146858B2 (en) | 2015-09-29 |
| JP2013235530A (ja) | 2013-11-21 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| JP5983019B2 (ja) | 制御装置、記憶装置、記憶制御方法 | |
| JP5874525B2 (ja) | 制御装置、記憶装置、記憶制御方法 | |
| JP4633802B2 (ja) | 不揮発性記憶装置及びデータ読み出し方法及び管理テーブル作成方法 | |
| US8843691B2 (en) | Prioritized erasure of data blocks in a flash storage device | |
| US8402202B2 (en) | Input/output control method and apparatus optimized for flash memory | |
| US20120290769A1 (en) | Flash memory device, memory control device, memory control method, and storage system | |
| JPWO2009096180A1 (ja) | メモリコントローラ、不揮発性記憶装置、及び、不揮発性記憶システム | |
| JP5073402B2 (ja) | メモリーコントローラ、及びこれを用いた不揮発性記憶装置並びに不揮発性記憶システム | |
| JP5592478B2 (ja) | 不揮発性記憶装置及びメモリコントローラ | |
| US8271721B2 (en) | Data writing method and data storage device | |
| JP6072428B2 (ja) | 制御装置、記憶装置、記憶制御方法 | |
| JP5949122B2 (ja) | 制御装置、記憶装置、記憶制御方法 | |
| JP2010237907A (ja) | ストレージ装置および記録方法 | |
| JP5491201B2 (ja) | 半導体記録装置及び半導体記録システム | |
| JP2013109404A (ja) | 情報処理装置 | |
| JP2012037971A (ja) | メモリコントローラ及びメモリコントローラを備える不揮発性メモリシステム、並びに不揮発性メモリの制御方法 | |
| JP4710274B2 (ja) | メモリ装置、メモリ装置の制御方法およびデータ処理システム | |
| JP2008299455A (ja) | データ記憶装置及びデータ管理方法 | |
| WO2020129612A1 (ja) | 情報処理装置、情報処理方法および情報処理プログラム | |
| JP2007148965A (ja) | フラッシュディスク装置のエラーブロック管理方法及び装置 | |
| JP2007249662A (ja) | メモリカード及びメモリカードの制御方法 | |
| JP2008191855A (ja) | 半導体記憶装置及びメモリ制御方法 | |
| JP2010079860A (ja) | 記憶装置およびメモリ制御方法 |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| A521 | Written amendment |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20150129 |
|
| A621 | Written request for application examination |
Free format text: JAPANESE INTERMEDIATE CODE: A621 Effective date: 20150129 |
|
| A977 | Report on retrieval |
Free format text: JAPANESE INTERMEDIATE CODE: A971007 Effective date: 20151014 |
|
| A131 | Notification of reasons for refusal |
Free format text: JAPANESE INTERMEDIATE CODE: A131 Effective date: 20151020 |
|
| A521 | Written amendment |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20151204 |
|
| A02 | Decision of refusal |
Free format text: JAPANESE INTERMEDIATE CODE: A02 Effective date: 20160105 |
|
| A521 | Written amendment |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20160405 |
|
| A911 | Transfer to examiner for re-examination before appeal (zenchi) |
Free format text: JAPANESE INTERMEDIATE CODE: A911 Effective date: 20160414 |
|
| TRDD | Decision of grant or rejection written | ||
| A01 | Written decision to grant a patent or to grant a registration (utility model) |
Free format text: JAPANESE INTERMEDIATE CODE: A01 Effective date: 20160510 |
|
| A61 | First payment of annual fees (during grant procedure) |
Free format text: JAPANESE INTERMEDIATE CODE: A61 Effective date: 20160523 |
|
| R151 | Written notification of patent or utility model registration |
Ref document number: 5949122 Country of ref document: JP Free format text: JAPANESE INTERMEDIATE CODE: R151 |
|
| R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |
|
| R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |
|
| LAPS | Cancellation because of no payment of annual fees |