JP5646390B2 - 複数の入力命令をベクトル化する方法及び装置 - Google Patents
複数の入力命令をベクトル化する方法及び装置 Download PDFInfo
- Publication number
- JP5646390B2 JP5646390B2 JP2011110994A JP2011110994A JP5646390B2 JP 5646390 B2 JP5646390 B2 JP 5646390B2 JP 2011110994 A JP2011110994 A JP 2011110994A JP 2011110994 A JP2011110994 A JP 2011110994A JP 5646390 B2 JP5646390 B2 JP 5646390B2
- Authority
- JP
- Japan
- Prior art keywords
- instruction
- instructions
- operation code
- trace
- converted
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Fee Related
Links
- 238000000034 method Methods 0.000 title claims description 23
- 230000003068 static effect Effects 0.000 claims description 7
- 238000005457 optimization Methods 0.000 description 20
- 238000010586 diagram Methods 0.000 description 5
- 238000006243 chemical reaction Methods 0.000 description 4
- 239000011159 matrix material Substances 0.000 description 2
- 238000012986 modification Methods 0.000 description 2
- 230000004048 modification Effects 0.000 description 2
- 230000001174 ascending effect Effects 0.000 description 1
- 230000005540 biological transmission Effects 0.000 description 1
- 238000004364 calculation method Methods 0.000 description 1
- 230000001413 cellular effect Effects 0.000 description 1
- 230000001419 dependent effect Effects 0.000 description 1
- 230000006870 function Effects 0.000 description 1
- 239000004973 liquid crystal related substance Substances 0.000 description 1
- 230000003287 optical effect Effects 0.000 description 1
- 239000000126 substance Substances 0.000 description 1
- 238000006467 substitution reaction Methods 0.000 description 1
- 230000000007 visual effect Effects 0.000 description 1
Images
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F9/00—Arrangements for program control, e.g. control units
- G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
- G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
- G06F9/38—Concurrent instruction execution, e.g. pipeline or look ahead
- G06F9/3802—Instruction prefetching
- G06F9/3808—Instruction prefetching for instruction reuse, e.g. trace cache, branch target cache
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F9/00—Arrangements for program control, e.g. control units
- G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
- G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
- G06F9/38—Concurrent instruction execution, e.g. pipeline or look ahead
- G06F9/3885—Concurrent instruction execution, e.g. pipeline or look ahead using a plurality of independent parallel functional units
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F9/00—Arrangements for program control, e.g. control units
- G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
- G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
- G06F9/38—Concurrent instruction execution, e.g. pipeline or look ahead
- G06F9/3885—Concurrent instruction execution, e.g. pipeline or look ahead using a plurality of independent parallel functional units
- G06F9/3887—Concurrent instruction execution, e.g. pipeline or look ahead using a plurality of independent parallel functional units controlled by a single instruction for multiple data lanes [SIMD]
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F15/00—Digital computers in general; Data processing equipment in general
- G06F15/76—Architectures of general purpose stored program computers
- G06F15/80—Architectures of general purpose stored program computers comprising an array of processing units with common control, e.g. single instruction multiple data processors
Landscapes
- Engineering & Computer Science (AREA)
- Software Systems (AREA)
- Theoretical Computer Science (AREA)
- Physics & Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Executing Machine-Instructions (AREA)
- Devices For Executing Special Programs (AREA)
- Advance Control (AREA)
Description
1.ESP+4から4バイトをLOADする。
2.ESP+12から4バイトをLOADする。
3.ESP+8から4バイトをLOADする。
では、命令は、所望される場合には、単一のSIMD命令である「ESP+4から12バイトをLOADする」に合成されるかもしれない。
例えば、
110 メイン処理ユニット
120 電源
130 マルチ処理ユニット
140 記憶装置
Claims (8)
- 依存性ツリーにおいて第1レベルを有し、連続するメモリアドレスにアクセスする共通のオペレーションコードを有する2以上の命令を命令のトレースから検索し、
前記2以上の命令のそれぞれをSSA(Single Static Assignment)形式に変換された命令に変換し、
前記2以上の変換された命令をSIMD(Single Instruction Multiple Data)命令にマージする最適化ユニットを有する装置。 - 請求項1記載の装置であって、
前記共通のオペレーションコードは、メモリオペレーションコード又は算術オペレーションコードであることを特徴とする装置。 - 連続するメモリアドレスにアクセスする共通のオペレーションコードを有し、複数のレベルを有する依存性ツリーにおいて第1レベルを有する2以上の命令を命令ツリーから検索するステップと、
前記2以上の命令を2以上のSSA(Single Static Assignment)形式に変換された命令に変換するステップと、
前記2以上の変換された命令をSIMD(Single Instruction Multiple Data)命令にマージするステップと、
を有する方法。 - 請求項3記載の方法であって、
前記共通のオペレーションコードは、メモリオペレーションコード又は算術オペレーションコードであることを特徴とする方法。 - バスと、
バスに接続される記憶装置と、
連続するメモリアドレスにアクセスする共通のオペレーションコードを有し、依存性ツリーにおいて第1レベルを有する2以上の命令を命令のトレースから検索し、前記2以上の命令をSSA(Single Static Assignment)形式に変換された命令に変換し、前記2以上の変換された命令をSIMD(Single Instruction Multiple Data)命令にマージするプロセッサと、
から構成されるシステム。 - 請求項5記載のシステムであって、
前記共通のオペレーションコードは、メモリオペレーションコード又は算術オペレーションコードであることを特徴とするシステム。 - 連続するメモリアドレスにアクセスする共通のオペレーションコードを有し、依存性ツリーにおいて第1レベルを有する2以上の命令を命令のトレースから検索するステップと、
前記2以上の命令をSSA(Single Static Assignment)形式に変換された命令に変換するステップと、
前記2以上の変換された命令をSIMD(Single Instruction Multiple Data)命令にマージするステップと、
をコンピュータに実行させるプログラム。 - 請求項7記載のプログラムであって、
前記共通のオペレーションコードは、メモリ処理オペレーションコード又は算術オペレーションコードであるプログラム。
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US10/874,744 | 2004-06-24 | ||
US10/874,744 US7802076B2 (en) | 2004-06-24 | 2004-06-24 | Method and apparatus to vectorize multiple input instructions |
Related Parent Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP2007518079A Division JP2008503836A (ja) | 2004-06-24 | 2005-05-25 | 複数の入力命令をベクトル化する方法及び装置 |
Publications (2)
Publication Number | Publication Date |
---|---|
JP2011165216A JP2011165216A (ja) | 2011-08-25 |
JP5646390B2 true JP5646390B2 (ja) | 2014-12-24 |
Family
ID=35033618
Family Applications (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP2007518079A Pending JP2008503836A (ja) | 2004-06-24 | 2005-05-25 | 複数の入力命令をベクトル化する方法及び装置 |
JP2011110994A Expired - Fee Related JP5646390B2 (ja) | 2004-06-24 | 2011-05-18 | 複数の入力命令をベクトル化する方法及び装置 |
Family Applications Before (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP2007518079A Pending JP2008503836A (ja) | 2004-06-24 | 2005-05-25 | 複数の入力命令をベクトル化する方法及び装置 |
Country Status (6)
Country | Link |
---|---|
US (1) | US7802076B2 (ja) |
JP (2) | JP2008503836A (ja) |
CN (1) | CN1977241B (ja) |
DE (2) | DE112005003852B4 (ja) |
GB (1) | GB2429554B (ja) |
WO (1) | WO2006007193A1 (ja) |
Families Citing this family (55)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US7386842B2 (en) * | 2004-06-07 | 2008-06-10 | International Business Machines Corporation | Efficient data reorganization to satisfy data alignment constraints |
US7475392B2 (en) * | 2004-06-07 | 2009-01-06 | International Business Machines Corporation | SIMD code generation for loops with mixed data lengths |
US7367026B2 (en) * | 2004-06-07 | 2008-04-29 | International Business Machines Corporation | Framework for integrated intra- and inter-loop aggregation of contiguous memory accesses for SIMD vectorization |
US7395531B2 (en) | 2004-06-07 | 2008-07-01 | International Business Machines Corporation | Framework for efficient code generation using loop peeling for SIMD loop code with multiple misaligned statements |
US8549501B2 (en) * | 2004-06-07 | 2013-10-01 | International Business Machines Corporation | Framework for generating mixed-mode operations in loop-level simdization |
US7478377B2 (en) | 2004-06-07 | 2009-01-13 | International Business Machines Corporation | SIMD code generation in the presence of optimized misaligned data reorganization |
US7949854B1 (en) | 2005-09-28 | 2011-05-24 | Oracle America, Inc. | Trace unit with a trace builder |
US7966479B1 (en) | 2005-09-28 | 2011-06-21 | Oracle America, Inc. | Concurrent vs. low power branch prediction |
US8015359B1 (en) | 2005-09-28 | 2011-09-06 | Oracle America, Inc. | Method and system for utilizing a common structure for trace verification and maintaining coherency in an instruction processing circuit |
US8032710B1 (en) | 2005-09-28 | 2011-10-04 | Oracle America, Inc. | System and method for ensuring coherency in trace execution |
US8499293B1 (en) | 2005-09-28 | 2013-07-30 | Oracle America, Inc. | Symbolic renaming optimization of a trace |
US7937564B1 (en) | 2005-09-28 | 2011-05-03 | Oracle America, Inc. | Emit vector optimization of a trace |
US7814298B1 (en) | 2005-09-28 | 2010-10-12 | Oracle America, Inc. | Promoting and appending traces in an instruction processing circuit based upon a bias value |
US7987342B1 (en) | 2005-09-28 | 2011-07-26 | Oracle America, Inc. | Trace unit with a decoder, a basic-block cache, a multi-block cache, and sequencer |
US7953961B1 (en) | 2005-09-28 | 2011-05-31 | Oracle America, Inc. | Trace unit with an op path from a decoder (bypass mode) and from a basic-block builder |
US8370576B1 (en) | 2005-09-28 | 2013-02-05 | Oracle America, Inc. | Cache rollback acceleration via a bank based versioning cache ciruit |
US8024522B1 (en) | 2005-09-28 | 2011-09-20 | Oracle America, Inc. | Memory ordering queue/versioning cache circuit |
US8037285B1 (en) | 2005-09-28 | 2011-10-11 | Oracle America, Inc. | Trace unit |
US7870369B1 (en) | 2005-09-28 | 2011-01-11 | Oracle America, Inc. | Abort prioritization in a trace-based processor |
US7877630B1 (en) | 2005-09-28 | 2011-01-25 | Oracle America, Inc. | Trace based rollback of a speculatively updated cache |
US8051247B1 (en) | 2005-09-28 | 2011-11-01 | Oracle America, Inc. | Trace based deallocation of entries in a versioning cache circuit |
US7606975B1 (en) | 2005-09-28 | 2009-10-20 | Sun Microsystems, Inc. | Trace cache for efficient self-modifying code processing |
US7849292B1 (en) | 2005-09-28 | 2010-12-07 | Oracle America, Inc. | Flag optimization of a trace |
US7953933B1 (en) | 2005-09-28 | 2011-05-31 | Oracle America, Inc. | Instruction cache, decoder circuit, basic block cache circuit and multi-block cache circuit |
US7783863B1 (en) | 2005-09-28 | 2010-08-24 | Oracle America, Inc. | Graceful degradation in a trace-based processor |
US8019944B1 (en) | 2005-09-28 | 2011-09-13 | Oracle America, Inc. | Checking for a memory ordering violation after a speculative cache write |
US7681019B1 (en) | 2005-11-18 | 2010-03-16 | Sun Microsystems, Inc. | Executing functions determined via a collection of operations from translated instructions |
US7797517B1 (en) * | 2005-11-18 | 2010-09-14 | Oracle America, Inc. | Trace optimization via fusing operations of a target architecture operation set |
US8904151B2 (en) * | 2006-05-02 | 2014-12-02 | International Business Machines Corporation | Method and apparatus for the dynamic identification and merging of instructions for execution on a wide datapath |
US8010745B1 (en) | 2006-09-27 | 2011-08-30 | Oracle America, Inc. | Rolling back a speculative update of a non-modifiable cache line |
US8370609B1 (en) | 2006-09-27 | 2013-02-05 | Oracle America, Inc. | Data cache rollbacks for failed speculative traces with memory operations |
US8056067B2 (en) * | 2006-09-29 | 2011-11-08 | International Business Machines Corporation | Method, computer program product, and device for reducing delays in data processing |
US8640112B2 (en) | 2011-03-30 | 2014-01-28 | National Instruments Corporation | Vectorizing combinations of program operations |
JP5887811B2 (ja) * | 2011-10-05 | 2016-03-16 | 富士通株式会社 | コンパイル装置、コンパイル方法、コンパイルプログラム、記録媒体 |
US20130113809A1 (en) * | 2011-11-07 | 2013-05-09 | Nvidia Corporation | Technique for inter-procedural memory address space optimization in gpu computing compiler |
TWI447646B (zh) | 2011-11-18 | 2014-08-01 | Asmedia Technology Inc | 資料傳輸裝置及多個指令的整合方法 |
CN103999045B (zh) | 2011-12-15 | 2017-05-17 | 英特尔公司 | 使用混洗表和混合表经由矢量指令优化程序循环的方法 |
JP5413473B2 (ja) * | 2012-03-01 | 2014-02-12 | 日本電気株式会社 | ベクトル処理装置およびベクトル処理方法 |
US9513915B2 (en) | 2012-03-28 | 2016-12-06 | International Business Machines Corporation | Instruction merging optimization |
US9292291B2 (en) * | 2012-03-28 | 2016-03-22 | International Business Machines Corporation | Instruction merging optimization |
JP5846006B2 (ja) * | 2012-03-29 | 2016-01-20 | 富士通株式会社 | プログラム、コード生成方法および情報処理装置 |
JP5846005B2 (ja) | 2012-03-29 | 2016-01-20 | 富士通株式会社 | プログラム、コード生成方法および情報処理装置 |
JP5966509B2 (ja) * | 2012-03-29 | 2016-08-10 | 富士通株式会社 | プログラム、コード生成方法および情報処理装置 |
CN104956322B (zh) * | 2013-03-05 | 2019-03-01 | 英特尔公司 | 分析向量化的潜在效益 |
US9348596B2 (en) | 2013-06-28 | 2016-05-24 | International Business Machines Corporation | Forming instruction groups based on decode time instruction optimization |
CN103440229B (zh) * | 2013-08-12 | 2017-11-10 | 浪潮电子信息产业股份有限公司 | 一种基于mic架构处理器的向量化优化方法 |
GB2520571B (en) * | 2013-11-26 | 2020-12-16 | Advanced Risc Mach Ltd | A data processing apparatus and method for performing vector processing |
JP6237278B2 (ja) | 2014-01-31 | 2017-11-29 | 富士通株式会社 | コンパイルプログラム、コンパイル方法およびコンパイル装置 |
US11042929B2 (en) | 2014-09-09 | 2021-06-22 | Oracle Financial Services Software Limited | Generating instruction sets implementing business rules designed to update business objects of financial applications |
DE102015013627A1 (de) * | 2015-10-20 | 2017-04-20 | Fresenius Medical Care Deutschland Gmbh | Blutbehandlungsgerät und Verfahren zur Erstellung einer Verschreibung |
US10061580B2 (en) | 2016-02-25 | 2018-08-28 | International Business Machines Corporation | Implementing a received add program counter immediate shift (ADDPCIS) instruction using a micro-coded or cracked sequence |
KR102593320B1 (ko) | 2016-09-26 | 2023-10-25 | 삼성전자주식회사 | 전자 장치, 프로세서 및 그 제어 방법 |
US10606595B2 (en) | 2018-03-23 | 2020-03-31 | Arm Limited | Data processing systems |
CN110858150A (zh) * | 2018-08-22 | 2020-03-03 | 上海寒武纪信息科技有限公司 | 一种具有局部实时可重构流水级的运算装置 |
US20230237097A1 (en) * | 2020-06-25 | 2023-07-27 | Nec Corporation | Information processing device, information processing method, and recording medium |
Family Cites Families (10)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4710872A (en) * | 1985-08-07 | 1987-12-01 | International Business Machines Corporation | Method for vectorizing and executing on an SIMD machine outer loops in the presence of recurrent inner loops |
US4792894A (en) | 1987-03-17 | 1988-12-20 | Unisys Corporation | Arithmetic computation modifier based upon data dependent operations for SIMD architectures |
JPH10133885A (ja) * | 1996-10-28 | 1998-05-22 | Hitachi Ltd | 一括命令生成コンパイル方法 |
US5920716A (en) * | 1996-11-26 | 1999-07-06 | Hewlett-Packard Company | Compiling a predicated code with direct analysis of the predicated code |
US5956503A (en) * | 1997-04-14 | 1999-09-21 | International Business Machines Corporation | Method and system for front-end and back-end gathering of store instructions within a data-processing system |
JP4125847B2 (ja) | 1998-11-27 | 2008-07-30 | 松下電器産業株式会社 | プロセッサ、コンパイル装置及びコンパイルプログラムを記録している記録媒体 |
JP2001306332A (ja) * | 2000-04-20 | 2001-11-02 | Nec Corp | 局所変数以外の記憶位置を用いるように拡張されたssa形式を使用して、過度のオーバーヘッドを避ける方法 |
US20030023960A1 (en) * | 2001-07-25 | 2003-01-30 | Shoab Khan | Microprocessor instruction format using combination opcodes and destination prefixes |
JP2003131887A (ja) * | 2001-10-25 | 2003-05-09 | Hitachi Ltd | 変数ロードおよび処理の一括化コンパイル方法 |
JP4045802B2 (ja) | 2002-01-08 | 2008-02-13 | ソニー株式会社 | プログラム処理装置及びプログラム処理方法、記憶媒体、並びにコンピュータ・プログラム |
-
2004
- 2004-06-24 US US10/874,744 patent/US7802076B2/en not_active Expired - Fee Related
-
2005
- 2005-05-25 CN CN2005800212790A patent/CN1977241B/zh not_active Expired - Fee Related
- 2005-05-25 GB GB0619968A patent/GB2429554B/en not_active Expired - Fee Related
- 2005-05-25 WO PCT/US2005/018444 patent/WO2006007193A1/en active Application Filing
- 2005-05-25 DE DE112005003852.1T patent/DE112005003852B4/de not_active Expired - Fee Related
- 2005-05-25 DE DE112005001277T patent/DE112005001277B4/de not_active Expired - Fee Related
- 2005-05-25 JP JP2007518079A patent/JP2008503836A/ja active Pending
-
2011
- 2011-05-18 JP JP2011110994A patent/JP5646390B2/ja not_active Expired - Fee Related
Also Published As
Publication number | Publication date |
---|---|
GB2429554A (en) | 2007-02-28 |
CN1977241B (zh) | 2011-08-03 |
DE112005003852B4 (de) | 2016-05-04 |
GB2429554B (en) | 2009-04-22 |
CN1977241A (zh) | 2007-06-06 |
JP2011165216A (ja) | 2011-08-25 |
WO2006007193A1 (en) | 2006-01-19 |
DE112005003852A5 (de) | 2012-10-25 |
DE112005001277B4 (de) | 2012-10-31 |
US7802076B2 (en) | 2010-09-21 |
GB0619968D0 (en) | 2006-11-29 |
JP2008503836A (ja) | 2008-02-07 |
US20050289529A1 (en) | 2005-12-29 |
DE112005001277T5 (de) | 2007-05-16 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JP5646390B2 (ja) | 複数の入力命令をベクトル化する方法及び装置 | |
US10268454B2 (en) | Methods and apparatus to eliminate partial-redundant vector loads | |
JP4848317B2 (ja) | データベースのインデックス作成システム、方法及びプログラム | |
US20110047532A1 (en) | Methods and apparatuses for selective code coverage | |
JP3299611B2 (ja) | 資源割付装置 | |
US20090106744A1 (en) | Compiling and translating method and apparatus | |
US20110047531A1 (en) | Methods and apparatuses for selective code coverage | |
CN111580863A (zh) | 一种向量运算装置及运算方法 | |
CN1273390A (zh) | 从本地码有效调用Java方法的方法和设备 | |
US8332833B2 (en) | Procedure control descriptor-based code specialization for context sensitive memory disambiguation | |
US7747992B2 (en) | Methods and apparatus for creating software basic block layouts | |
CN115809063B (zh) | 一种存储过程编译方法、系统、电子设备和存储介质 | |
CN116257552A (zh) | 数据库查询语句的优化方法、存储介质与设备 | |
JPS62202235A (ja) | コンパイラにおけるル−プ展開方式 | |
CN113220306A (zh) | 操作执行方法、装置和电子设备 | |
US8661421B2 (en) | Methods and apparatuses for endian conversion | |
CN116204550A (zh) | 数据库查询语句的优化方法、存储介质与设备 | |
JP2000122875A (ja) | 例外処理方法およびシステム | |
US20170115973A1 (en) | Operating method of semiconductor device and semiconductor system | |
CN116382782A (zh) | 向量运算方法、向量运算器、电子设备和存储介质 | |
US20100017244A1 (en) | Method for organizing processes | |
CN113031952A (zh) | 深度学习模型的执行代码的确定方法、装置及存储介质 | |
US20120054257A1 (en) | Method and/or system for comparing character expressions | |
JP3727039B2 (ja) | コンパイラにおける乗算実施方法 | |
US6988265B2 (en) | Method and apparatus for statement boundary detection |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
A621 | Written request for application examination |
Free format text: JAPANESE INTERMEDIATE CODE: A621 Effective date: 20110518 |
|
A131 | Notification of reasons for refusal |
Free format text: JAPANESE INTERMEDIATE CODE: A131 Effective date: 20121106 |
|
A521 | Request for written amendment filed |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20130205 |
|
A131 | Notification of reasons for refusal |
Free format text: JAPANESE INTERMEDIATE CODE: A131 Effective date: 20130910 |
|
A601 | Written request for extension of time |
Free format text: JAPANESE INTERMEDIATE CODE: A601 Effective date: 20131205 |
|
A602 | Written permission of extension of time |
Free format text: JAPANESE INTERMEDIATE CODE: A602 Effective date: 20131210 |
|
A601 | Written request for extension of time |
Free format text: JAPANESE INTERMEDIATE CODE: A601 Effective date: 20140107 |
|
A602 | Written permission of extension of time |
Free format text: JAPANESE INTERMEDIATE CODE: A602 Effective date: 20140110 |
|
A521 | Request for written amendment filed |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20140310 |
|
A131 | Notification of reasons for refusal |
Free format text: JAPANESE INTERMEDIATE CODE: A131 Effective date: 20140415 |
|
A601 | Written request for extension of time |
Free format text: JAPANESE INTERMEDIATE CODE: A601 Effective date: 20140708 |
|
A602 | Written permission of extension of time |
Free format text: JAPANESE INTERMEDIATE CODE: A602 Effective date: 20140711 |
|
A521 | Request for written amendment filed |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20140815 |
|
TRDD | Decision of grant or rejection written | ||
A01 | Written decision to grant a patent or to grant a registration (utility model) |
Free format text: JAPANESE INTERMEDIATE CODE: A01 Effective date: 20141007 |
|
A61 | First payment of annual fees (during grant procedure) |
Free format text: JAPANESE INTERMEDIATE CODE: A61 Effective date: 20141105 |
|
R150 | Certificate of patent or registration of utility model |
Ref document number: 5646390 Country of ref document: JP Free format text: JAPANESE INTERMEDIATE CODE: R150 |
|
R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |
|
LAPS | Cancellation because of no payment of annual fees |