JP5387445B2 - Predistortion compensation circuit and memory effect distortion compensation method for power amplifier - Google Patents

Predistortion compensation circuit and memory effect distortion compensation method for power amplifier Download PDF

Info

Publication number
JP5387445B2
JP5387445B2 JP2010040134A JP2010040134A JP5387445B2 JP 5387445 B2 JP5387445 B2 JP 5387445B2 JP 2010040134 A JP2010040134 A JP 2010040134A JP 2010040134 A JP2010040134 A JP 2010040134A JP 5387445 B2 JP5387445 B2 JP 5387445B2
Authority
JP
Japan
Prior art keywords
distortion compensation
amplitude component
memory effect
power amplifier
modulated wave
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
JP2010040134A
Other languages
Japanese (ja)
Other versions
JP2011176686A (en
Inventor
博史 小森
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
NEC Corp
Original Assignee
NEC Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by NEC Corp filed Critical NEC Corp
Priority to JP2010040134A priority Critical patent/JP5387445B2/en
Publication of JP2011176686A publication Critical patent/JP2011176686A/en
Application granted granted Critical
Publication of JP5387445B2 publication Critical patent/JP5387445B2/en
Expired - Fee Related legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Landscapes

  • Amplifiers (AREA)
  • Transmitters (AREA)

Description

本発明は、電力増幅器におけるメモリ効果歪みを低減する前置歪み補償回路及び電力増幅器のメモリ効果歪み補償方法に関する。   The present invention relates to a predistortion compensation circuit for reducing memory effect distortion in a power amplifier and a memory effect distortion compensation method for a power amplifier.

テレビ用送信機や移動体通信等の大電力送信装置では、低いレベルの送信信号を生成してそれを電力増幅器(PA:Power Amplifier)によって所要の電力まで増幅するようにしている。この電力増幅器は、入力する送信信号を線形に増幅して出力するだけでなく、入力信号のレベルによって増幅度(Gain)が変化するために非線形特性を持つ信号を出力する。   In a high power transmission apparatus such as a television transmitter or mobile communication, a low level transmission signal is generated and amplified to a required power by a power amplifier (PA). This power amplifier not only linearly amplifies and outputs an input transmission signal, but also outputs a signal having non-linear characteristics because the amplification degree (Gain) varies depending on the level of the input signal.

ところで、上述した電力増幅器では、非線形特性を持つ信号の出力によって信号品質が低下するため、予め非線形特性と逆の特性を持つ信号を送信信号に付加することで、信号品質を向上させる技術が広く用いられている。さらに、近年では電力増幅器の非線形特性に対する補償だけでなく、電力増幅器のメモリ効果歪みに対して前置歪み補償(PD:Pre-Distortion)を施し、電力増幅器の出力特性の改善や、必要バックオフを低減させる技術が検討されている(例えば、特許文献1参照)。   By the way, in the above-mentioned power amplifier, since the signal quality is deteriorated by the output of the signal having the nonlinear characteristic, there is a wide range of techniques for improving the signal quality by adding a signal having a characteristic opposite to the nonlinear characteristic to the transmission signal in advance. It is used. Furthermore, in recent years, not only compensation for non-linear characteristics of power amplifiers, but also pre-distortion compensation (PD: Pre-Distortion) for memory effect distortions of power amplifiers, improvement of output characteristics of power amplifiers and necessary backoff A technique for reducing the above has been studied (see, for example, Patent Document 1).

メモリ効果歪みとは、変調波信号のレベル(変調波信号の振幅成分)の瞬時変化量に起因する歪み成分として定義され、発生メカニズムは数多く検討されている(例えば、非特許文献1参照)。   The memory effect distortion is defined as a distortion component caused by an instantaneous change amount of the level of the modulated wave signal (amplitude component of the modulated wave signal), and many occurrence mechanisms have been studied (for example, see Non-Patent Document 1).

また、電源電圧の変動要因が電力増幅器に入力する変調波信号の振幅成分の時間的変化により発生することが明らかとなっている(例えば、非特許文献2及び非特許文献3参照)。即ち、メモリ効果歪みは、電力増幅器に入力する変調波信号の振幅成分の時間的変化と相関があるということが言える。したがって、この変化に対応する歪みと逆の特性を持つ歪みを変調波信号に予め付加することで、その歪みをキャンセルすることが可能である。変調波信号の信号レベルの時間的変化は、変調波信号の振幅成分の勾配で表すことができる。変調波信号の振幅成分の勾配は、変調波信号の振幅成分を微小時間遅らせた信号との差をとることで簡単に計算することが可能である。   Further, it has been clarified that the fluctuation factor of the power supply voltage is caused by the temporal change of the amplitude component of the modulated wave signal input to the power amplifier (for example, see Non-Patent Document 2 and Non-Patent Document 3). That is, it can be said that the memory effect distortion is correlated with the temporal change of the amplitude component of the modulated wave signal input to the power amplifier. Therefore, it is possible to cancel the distortion by adding in advance to the modulated wave signal a distortion having characteristics opposite to the distortion corresponding to this change. The temporal change in the signal level of the modulated wave signal can be represented by the gradient of the amplitude component of the modulated wave signal. The gradient of the amplitude component of the modulated wave signal can be easily calculated by taking the difference from the signal obtained by delaying the amplitude component of the modulated wave signal by a minute time.

なお電力増幅器におけるメモリ効果歪みに対応した前置歪み補償回路は、加減算器やルックアップテーブル(LUT:Look Up Table)の他に、乗算器等を多数使用して構成されている(例えば、特許文献2参照)。   In addition, the predistortion compensation circuit corresponding to the memory effect distortion in the power amplifier is configured by using many multipliers in addition to the adder / subtractor and the look-up table (LUT) (for example, patents). Reference 2).

特開2007−243549号公報JP 2007-243549 A 国際公開第2007/004252号パンフレットInternational Publication No. 2007/004252 Pamphlet

偶数次ひずみの影響を受ける増幅器に対する適応プレディストータ型ひずみ補償 電子情報通信学会論文誌C Vol.J87-C No.1 pp49-53Adaptive predistorter type distortion compensation for amplifiers affected by even-order distortion IEICE Transactions C Vol.J87-C No.1 pp49-53 メモリ効果を有する電力増幅器に対するディジタルプレディストータ. 電子情報通信学会論文誌B Vol.J88-B No.10 pp2062-2071Digital predistorter for power amplifier with memory effect. IEICE Transactions B Vol.J88-B No.10 pp2062-2071 通信用パワーアンプの広帯域非線形モデリングとその応用 電子情報通信学会論文誌C Vol.J90-C No.12 pp882-893Broadband nonlinear modeling of power amplifier for communication and its application C Transactions of IEICE C Vol.J90-C No.12 pp882-893

しかしながら、上述した特許文献2で開示された電力増幅器の歪補償回路は、加減算器やルックアップテーブルの他に、多数の乗算器を使用して構成されているため、ハードウエアコストが高くつき、さらに回路規模が増大するという課題がある。即ち、電力増幅器の歪補償回路は変調波信号を直接扱うため、実時間で動作する必要があり、高速で動作するデバイスが必要であるが、高速で動作するデバイスは一般的に高価である。乗算器は通常でも高価であるが、高速で動作するものは更に高価になる。この高価な乗算器を多数使用することで必然的にハードウエアコストが高くついてしまう。   However, since the distortion compensation circuit of the power amplifier disclosed in Patent Document 2 described above is configured using a large number of multipliers in addition to the adder / subtractor and the lookup table, the hardware cost is high, Furthermore, there is a problem that the circuit scale increases. That is, since the distortion compensation circuit of the power amplifier directly handles the modulated wave signal, it is necessary to operate in real time, and a device that operates at high speed is required. However, a device that operates at high speed is generally expensive. Multipliers are usually expensive, but those that operate at high speed are even more expensive. The use of many such expensive multipliers inevitably increases the hardware cost.

本発明は係る事情に鑑みてなされたものであり、より少ないハードウエア構成で確実に電力増幅器におけるメモリ効果歪みを低減できる前置歪み補償回路及び電力増幅器のメモリ効果歪み補償方法を提供することを目的とする。   The present invention has been made in view of such circumstances, and provides a predistortion compensation circuit and a memory effect distortion compensation method for a power amplifier that can reliably reduce memory effect distortion in a power amplifier with a smaller hardware configuration. Objective.

上記目的を達成するために、本発明は、入力した変調波信号に非線形歪み補償係数を付加して電力増幅器の入力信号レベルに対する利得の変化である前記電力増幅器の非線形特性を補償する非線形歪み補償部と、予め変調波振幅成分の勾配に応じた前記電力増幅器のメモリ効果歪みと逆の特性を有するメモリ効果歪み補償係数を有し、前記非線形歪み補償部で非線形歪み補償された変調波信号の振幅成分を算出するとともに、算出した振幅成分を所定時間だけ遅延させた遅延成分を求め、さらに前記振幅成分と前記遅延成分の差を計算して前記振幅成分の勾配を求め、求めた勾配に応じた前記メモリ効果歪み補償係数を前記非線形歪み補償された変調波信号に加算するメモリ効果歪み補償部と、入力した変調波信号及び前記電力増幅器の出力信号に基づき前記非線形歪み補償係数を算出する非線形歪み補償係数演算部と、を備えた前置歪み補償回路である。   In order to achieve the above object, the present invention adds a nonlinear distortion compensation coefficient to an input modulated wave signal to compensate for the nonlinear characteristic of the power amplifier, which is a change in gain with respect to the input signal level of the power amplifier. And a memory effect distortion compensation coefficient having a characteristic opposite to the memory effect distortion of the power amplifier according to the gradient of the modulation wave amplitude component in advance, and the modulation wave signal subjected to nonlinear distortion compensation by the nonlinear distortion compensation unit Along with calculating the amplitude component, a delay component obtained by delaying the calculated amplitude component by a predetermined time is obtained, and further, a difference between the amplitude component and the delay component is calculated to obtain a gradient of the amplitude component, and according to the obtained gradient A memory effect distortion compensator for adding the memory effect distortion compensation coefficient to the modulated signal subjected to nonlinear distortion compensation; an input modulated wave signal; and an output of the power amplifier A nonlinear distortion compensation coefficient calculation unit for calculating the nonlinear distortion compensation coefficient based on the item, a distortion compensation circuit before having a.

また本発明は、入力した変調波信号に非線形歪み補償係数を付加して電力増幅器の入力信号レベルに対する利得の変化である前記電力増幅器の非線形特性を補償する第1の非線形歪み補償工程と、予め変調波振幅成分の勾配に応じた前記電力増幅器のメモリ効果歪みと逆の特性を有するメモリ効果歪み補償係数を有し、前記第1の非線形歪み補償工程で非線形歪み補償された変調波信号の振幅成分を算出するとともに、算出した振幅成分を所定時間だけ遅延させた遅延成分を求め、さらに前記振幅成分と前記遅延成分の差を計算して前記振幅成分の勾配を求め、求めた勾配に応じた前記メモリ効果歪み補償係数を前記非線形歪み補償された変調波信号に加算するメモリ効果歪み補償工程と、入力した変調波信号及び前記電力増幅器の出力信号に基づき前記非線形歪み補償係数を算出する非線形歪み補償係数演算工程と、を備えた電力増幅器のメモリ効果歪み補償方法である。   The present invention also includes a first nonlinear distortion compensation step of adding a nonlinear distortion compensation coefficient to the input modulated wave signal to compensate for the nonlinear characteristic of the power amplifier, which is a change in gain with respect to the input signal level of the power amplifier, The amplitude of the modulated wave signal having a memory effect distortion compensation coefficient having a characteristic opposite to the memory effect distortion of the power amplifier in accordance with the gradient of the modulated wave amplitude component and subjected to nonlinear distortion compensation in the first nonlinear distortion compensation step A component is calculated, a delay component obtained by delaying the calculated amplitude component by a predetermined time is obtained, a difference between the amplitude component and the delay component is calculated to obtain a gradient of the amplitude component, and a response according to the obtained gradient A memory effect distortion compensation step of adding the memory effect distortion compensation coefficient to the modulated signal subjected to nonlinear distortion compensation; an input modulated wave signal; and an output signal of the power amplifier A nonlinear distortion compensation coefficient calculation step of calculating the nonlinear distortion compensation coefficient based a memory effect distortion compensation method of a power amplifier having a.

本発明によれば、電力増幅器の入力電力の瞬時変化成分に対する歪みを補償するので、電力増幅器のメモリ効果歪みを低減できる。また、乗算器を使用することなく構成できるので、乗算器を多用する歪補償回路よりも回路規模を少なくできるとともに、ハードウエアコストを低く抑えることができる。   According to the present invention, distortion due to instantaneous change components of input power of the power amplifier is compensated, so that memory effect distortion of the power amplifier can be reduced. In addition, since the circuit can be configured without using a multiplier, the circuit scale can be reduced as compared with a distortion compensation circuit that uses many multipliers, and the hardware cost can be reduced.

本発明の一実施の形態に係る前置歪み補償回路の概略構成を示すブロック図1 is a block diagram showing a schematic configuration of a predistortion circuit according to an embodiment of the present invention. 図1のメモリ効果歪み補償部の概略構成を示すブロック図The block diagram which shows schematic structure of the memory effect distortion compensation part of FIG. 図1のメモリ効果歪み補償係数演算部の概略構成を示すブロック図The block diagram which shows schematic structure of the memory effect distortion compensation coefficient calculating part of FIG.

以下、本発明を実施するための好適な実施の形態について、図面を参照して詳細に説明する。
図1は、本発明の一実施の形態に係る前置歪み補償回路の概略構成を示すブロック図である。同図において、本実施の形態の前置歪み補償回路1は、主にルックアップテーブルと加減算器を使用し、電力増幅器50におけるメモリ効果歪みを低減させるものであり、非線形歪み補償部10と、メモリ効果歪み補償部20と、非線形歪み補償係数演算部30と、メモリ効果歪み補償係数補償部40とを備えて構成される。
DESCRIPTION OF EXEMPLARY EMBODIMENTS Hereinafter, preferred embodiments for carrying out the invention will be described in detail with reference to the drawings.
FIG. 1 is a block diagram showing a schematic configuration of a predistortion compensation circuit according to an embodiment of the present invention. In the figure, the predistortion circuit 1 of the present embodiment mainly uses a look-up table and an adder / subtracter to reduce memory effect distortion in the power amplifier 50. The non-linear distortion compensator 10; The memory effect distortion compensation unit 20, the nonlinear distortion compensation coefficient calculation unit 30, and the memory effect distortion compensation coefficient compensation unit 40 are configured.

非線形歪み補償部10は、電力増幅器50の非線形特性を補償するものであり、変調波信号X(t)を入力するとともに、非線形歪み補償係数演算部30で算出された非線形歪み補償係数Cを入力し、非線形歪み補償係数Cを変調波信号X(t)に付加して非線形補償し、非線形補償した変調波信号X(t)を出力する。ここで、電力増幅器50の非線形特性とは電力増幅器50の入力信号レベルに対する利得(ゲイン)の変化である。 The non-linear distortion compensation unit 10 compensates for the non-linear characteristic of the power amplifier 50. The non-linear distortion compensation coefficient C 1 calculated by the non-linear distortion compensation coefficient calculation unit 30 is input to the modulated wave signal X 1 (t). Is added, nonlinear distortion compensation coefficient C 1 is added to modulated wave signal X 1 (t) to perform nonlinear compensation, and nonlinearly compensated modulated wave signal X 2 (t) is output. Here, the non-linear characteristic of the power amplifier 50 is a change in gain with respect to the input signal level of the power amplifier 50.

メモリ効果歪み補償部20は、電力増幅器50のメモリ効果(電力増幅器50の入力信号の時間的変化に対する歪み)を補償するものであり、非線形歪み補償部10から出力された変調波信号X(t)を入力するとともに、メモリ効果歪み補償係数演算部40で算出されたメモリ効果歪み補償係数(歪み補償の量)Cを入力し、メモリ効果歪み補償係数Cを変調波信号X(t)に付加してメモリ効果歪み補償し、メモリ効果歪み補償した変調波信号X(t)を出力する。 The memory effect distortion compensator 20 compensates for the memory effect of the power amplifier 50 (distortion with respect to temporal change of the input signal of the power amplifier 50), and the modulated wave signal X 2 ( t), a memory effect distortion compensation coefficient (amount of distortion compensation) C 2 calculated by the memory effect distortion compensation coefficient calculation unit 40 is input, and the memory effect distortion compensation coefficient C 2 is converted into the modulated wave signal X 2 ( In addition to t), memory effect distortion compensation is performed, and a modulated wave signal X 3 (t) compensated for memory effect distortion is output.

図2は、メモリ効果歪み補償部20の概略構成を示すブロック図である。同図において、メモリ効果歪み補償部20は、第1の振幅成分検出回路21と、第1の遅延器22と、第1の減算器23と、ルックアップテーブル(LT)24と、加算器25とを備えて構成される。第1の振幅成分検出回路21は、非線形歪み補償された変調波信号X(t)の振幅成分を算出し、算出した振幅成分の信号を出力する。第1の遅延器22は、第1の振幅成分検出回路21から出力された信号を時間τだけ遅延させる。第1の減算器23は、第1の振幅成分検出回路21から出力された変調波信号X(t)の振幅成分と、第1の遅延器22で遅延された変調波信号X(t)の振幅成分の遅延成分との差分を算出して出力する。変調波信号のX(t)の振幅成分とその遅延成分の差分を計算することで、変調波信号X(t)の振幅成分の勾配を算出することができる。 FIG. 2 is a block diagram showing a schematic configuration of the memory effect distortion compensator 20. In the figure, a memory effect distortion compensation unit 20 includes a first amplitude component detection circuit 21, a first delay device 22, a first subtracter 23, a look-up table (LT) 24, and an adder 25. And is configured. The first amplitude component detection circuit 21 calculates the amplitude component of the modulated wave signal X 2 (t) compensated for nonlinear distortion, and outputs a signal of the calculated amplitude component. The first delay device 22 delays the signal output from the first amplitude component detection circuit 21 by time τ. First subtractor 23, and the amplitude component of the modulated wave signal X 2 (t) output from the first amplitude component detector 21, the modulated wave which is delayed by the first delay unit 22 the signal X 2 (t The difference between the amplitude component of) and the delay component is calculated and output. By calculating the difference between the amplitude component of X 2 (t) of the modulated wave signal and its delay component, the gradient of the amplitude component of the modulated wave signal X 2 (t) can be calculated.

ルックアップテーブル24は、予め変調波振幅成分の勾配に応じた電力増幅器50のメモリ効果歪みと逆の特性を有するメモリ効果歪み補償係数Cを格納し、変調波信号X(t)の振幅成分の勾配に応じたメモリ効果歪み補償係数Cを出力する。メモリ効果歪み補償係数Cはメモリ効果歪み補償係数演算部40で算出された値が用いられる。加算器25は、変調波信号X(t)にルックアップテーブル24から読み出されたメモリ効果歪み補償係数Cを加算する。 The look-up table 24 stores in advance a memory effect distortion compensation coefficient C 2 having characteristics opposite to the memory effect distortion of the power amplifier 50 corresponding to the gradient of the modulated wave amplitude component, and the amplitude of the modulated wave signal X 2 (t). and it outputs the memory effect distortion compensation coefficients C 2 corresponding to the gradient of the component. As the memory effect distortion compensation coefficient C 2, a value calculated by the memory effect distortion compensation coefficient calculation unit 40 is used. The adder 25 adds the memory effect distortion compensation coefficient C 2 read from the lookup table 24 to the modulated wave signal X 2 (t).

図1に戻り、非線形歪み補償係数演算部30は、非線形歪み補償部10及びメモリ効果歪み補償係数演算部40の夫々で用いられる非線形歪み補償係数Cを算出する。即ち、非線形歪み補償係数演算部30は、変調波信号X(t)を入力するとともに、電力増幅器50の出力信号Y(t)を入力し、非線形歪み補償部10及びメモリ効果歪み補償係数演算部40の夫々で用いられる非線形歪み補償係数Cを算出する。 Returning to FIG. 1, the nonlinear distortion compensation coefficient calculation unit 30 calculates a nonlinear distortion compensation coefficient C 1 used in each of the nonlinear distortion compensation unit 10 and the memory effect distortion compensation coefficient calculation unit 40. That is, the nonlinear distortion compensation coefficient calculation unit 30 receives the modulated wave signal X 1 (t) and also receives the output signal Y 1 (t) of the power amplifier 50, and the nonlinear distortion compensation unit 10 and the memory effect distortion compensation coefficient. A nonlinear distortion compensation coefficient C 1 used in each of the calculation units 40 is calculated.

メモリ効果歪み補償係数演算部40は、メモリ効果歪み補償部20で用いられるメモリ効果歪み補償係数Cを算出する。即ち、メモリ効果歪み補償係数演算部40は、非線形歪み補償部10から出力された変調波信号X(t)を入力するとともに、非線形歪み補償係数演算部30で算出された非線形歪み補償係数Cを入力し、さらに電力増幅器50の出力信号Y(t)を入力し、変調波信号X(t)と非線形補償係数Cと出力信号Y(t)とを基にメモリ効果歪み補償係数Cを算出する。 The memory effect distortion compensation coefficient calculation unit 40 calculates a memory effect distortion compensation coefficient C 2 used in the memory effect distortion compensation unit 20. In other words, the memory effect distortion compensation coefficient calculation unit 40 receives the modulated wave signal X 2 (t) output from the nonlinear distortion compensation unit 10 and the nonlinear distortion compensation coefficient C calculated by the nonlinear distortion compensation coefficient calculation unit 30. 1 and the output signal Y 1 (t) of the power amplifier 50 is input, and the memory effect distortion is based on the modulated wave signal X 2 (t), the nonlinear compensation coefficient C 1 and the output signal Y 1 (t) calculating a compensation factor C 2.

図3は、メモリ効果歪み補償係数演算部40の概略構成を示すブロック図である。同図において、メモリ効果歪み補償係数演算部40は、非線形歪み補償回路41と、第2の振幅成分検出回路42と、第2の遅延器43と、第2の減算器44と、第3の減算器45と、統計処理部46とを備えて構成される。非線形歪み補償回路41は、図1に示す非線形歪み補償部10と同じ回路構成を有する。非線形歪み補償回路41は、非線形歪み補償係数Cを電力増幅器50の出力信号Y(t)に付加して出力信号Y(t)の非線形歪み補償する。第2の振幅成分検出回路42、第2の遅延器43及び第2の減算器44は、図2に示す第1の振幅成分検出回路21、第1の遅延器22及び第1の減算器23と同じものであり、これにより第2の減算器44からは、変調波信号X(t)の振幅成分の勾配が出力される。 FIG. 3 is a block diagram illustrating a schematic configuration of the memory effect distortion compensation coefficient calculation unit 40. In the figure, a memory effect distortion compensation coefficient calculation unit 40 includes a non-linear distortion compensation circuit 41, a second amplitude component detection circuit 42, a second delay unit 43, a second subtractor 44, and a third subtractor 44. A subtractor 45 and a statistical processing unit 46 are provided. The nonlinear distortion compensation circuit 41 has the same circuit configuration as that of the nonlinear distortion compensation unit 10 shown in FIG. Nonlinear distortion compensating circuit 41 to compensate nonlinear distortion of the output signal Y 1 in addition to (t) output signal Y 1 of the power amplifier 50 the non-linear distortion compensation coefficients C 1 (t). The second amplitude component detection circuit 42, the second delay unit 43, and the second subtractor 44 are the first amplitude component detection circuit 21, the first delay unit 22, and the first subtracter 23 shown in FIG. Thus, the gradient of the amplitude component of the modulated wave signal X 2 (t) is output from the second subtractor 44.

第3の減算器45は、変調波信号X(t)と、非線形歪み補償回路41で非線形歪み補償処理された電力増幅器50の出力信号Y(t)との差分を計算する。即ち、電力増幅器50の入出力の誤差成分を計算する。その差分は非線形成分を含まず、メモリ効果歪みに起因するものだけが抽出される。統計処理部回路46は、変調波信号の振幅成分の勾配に対する誤差信号のデータを大量に保持し、第2の減算器44から出力された変調波信号X(t)の振幅成分の勾配と第3の減算器45から出力された差分信号との関係をN(N:整数)次の関数として近似する。この近似が即ち電力増幅器50のメモリ効果歪みの伝達関数となる。この伝達関数の逆特性となる補償係数を求めて出力する。なお、この統計処理回路46はLMS(Least Mean Square)アルゴリズム等他の方法を用いて補償係数を求めることも可能である。 The third subtractor 45 calculates the difference between the modulated wave signal X 2 (t) and the output signal Y 1 (t) of the power amplifier 50 subjected to nonlinear distortion compensation processing by the nonlinear distortion compensation circuit 41. That is, the input / output error component of the power amplifier 50 is calculated. The difference does not include a non-linear component, and only the difference due to memory effect distortion is extracted. The statistical processing circuit 46 holds a large amount of error signal data with respect to the gradient of the amplitude component of the modulated wave signal, and the gradient of the amplitude component of the modulated wave signal X 2 (t) output from the second subtractor 44. The relationship with the difference signal output from the third subtracter 45 is approximated as an N (N: integer) order function. This approximation is a transfer function of the memory effect distortion of the power amplifier 50. A compensation coefficient that is the inverse characteristic of this transfer function is obtained and output. The statistical processing circuit 46 can also obtain the compensation coefficient using another method such as an LMS (Least Mean Square) algorithm.

なお、メモリ効果歪み補償部20とメモリ効果歪み補償係数演算部40を詳細に説明したが、非線形歪み補償部10、非線形歪む補償係数演算部30及び電力増幅器50は当業者にとって良く知られており、またそれらは本発明とは直接関係ないので、その詳細な構成は省略する。   Although the memory effect distortion compensation unit 20 and the memory effect distortion compensation coefficient calculation unit 40 have been described in detail, the nonlinear distortion compensation unit 10, the nonlinear distortion distortion compensation coefficient calculation unit 30, and the power amplifier 50 are well known to those skilled in the art. Further, since they are not directly related to the present invention, their detailed configuration is omitted.

次に、本実施の形態の前置歪み補償回路1の動作を説明する。
電力増幅を行う目的の信号である変調波信号X(t)が、非線形歪み補償部10に与えられると、非線形歪み補償部10は、電力増幅器50の非線形特性(電力増幅器50の入力電力に対する利得特性)に起因する成分の逆特性を変調波信号X(t)に付加する。変調波信号X(t)に付加する非線形歪み補償係数Cは非線形歪み補償係数演算部30により与えられる。
Next, the operation of the predistortion circuit 1 of this embodiment will be described.
When the modulated wave signal X 1 (t), which is a target signal for power amplification, is given to the nonlinear distortion compensator 10, the nonlinear distortion compensator 10 performs nonlinear characteristics of the power amplifier 50 (with respect to the input power of the power amplifier 50. The inverse characteristic of the component due to the gain characteristic) is added to the modulated wave signal X 1 (t). The nonlinear distortion compensation coefficient C 1 added to the modulated wave signal X 1 (t) is given by the nonlinear distortion compensation coefficient calculation unit 30.

非線形歪み補償部10で非線形歪み補償された後の変調波信号X(t)がメモリ効果歪み補償部20に与えられ、メモリ効果歪み補償部20は、電力増幅器50のメモリ効果歪み特性(電力増幅器50の入力電力の瞬時変化量に対する歪み特性)と逆特性を変調波信号X(t)に付加する。変調波信号X(t)に付加するメモリ効果歪み補償係数Cはメモリ効果歪み補償係数演算部40から与えられる。 The modulated wave signal X 2 (t) after nonlinear distortion compensation by the nonlinear distortion compensation unit 10 is given to the memory effect distortion compensation unit 20, and the memory effect distortion compensation unit 20 has a memory effect distortion characteristic (power) of the power amplifier 50. A distortion characteristic with respect to an instantaneous change amount of input power of the amplifier 50) and an inverse characteristic are added to the modulated wave signal X 2 (t). The memory effect distortion compensation coefficient C 2 added to the modulated wave signal X 2 (t) is given from the memory effect distortion compensation coefficient calculation unit 40.

メモリ効果歪み補償部20では、第1の振幅成分検出部21が変調波信号X(t)の振幅成分を検出し、第1の遅延器22がその信号を時間τだけ遅延し、第1の演算器23が変調波信号X(t)の振幅成分とその遅延成分との差分を算出する。変調波信号X(t)の振幅成分とその遅延成分の差が計算されることで、変調波信号X(t)の振幅成分の勾配が得られる。得られた振幅成分の勾配に応じたメモリ効果歪み補償係数がロックアップテーブル24から読み出されて、第1の加算器25がそれを変調波信号X(t)に付加する。これら一連の動作により、変調波信号X(t)にメモリ効果歪み補償が施される。 In the memory effect distortion compensator 20, the first amplitude component detector 21 detects the amplitude component of the modulated wave signal X 2 (t), and the first delay unit 22 delays the signal by time τ, 2 calculates the difference between the amplitude component of the modulated wave signal X 2 (t) and its delay component. By calculating the difference between the amplitude component of modulated wave signal X 2 (t) and its delay component, the gradient of the amplitude component of modulated wave signal X 2 (t) is obtained. A memory effect distortion compensation coefficient corresponding to the obtained gradient of the amplitude component is read from the lockup table 24, and the first adder 25 adds it to the modulated wave signal X 2 (t). Through these series of operations, memory effect distortion compensation is performed on the modulated wave signal X 1 (t).

このように本実施の形態の前置歪み補償回路1によれば、メモリ効果歪みを補償するメモリ効果歪み補償部20を電力増幅器50の前段に設け、またメモリ効果歪み補償部20に与えるメモリ効果歪み補償係数Cを算出するメモリ効果歪み補償係数演算部40を設け、メモリ効果歪み補償部20は、予め変調波振幅成分の勾配に応じた電力増幅器50のメモリ効果歪みと逆の特性を有するメモリ効果歪み補償係数を格納したルックアップテーブル24と、非線形歪み補償部10で非線形歪み補償された変調波信号X(t)の振幅成分を算出する第1の振幅成分検出回路21と、第1の振幅成分検出回路21で算出された変調波信号X(t)の振幅成分を所定時間だけ遅延させる第1の遅延器22と、第1の振幅成分検出回路21で算出された変調波信号X(t)の振幅成分と第1の遅延器22で得られた遅延成分との差を計算して変調波信号X(t)の振幅成分の勾配を得る第1の減算器23と、第1の減算器23で得られた変調波信号X(t)の振幅成分の勾配に応じたメモリ効果歪み補償係数Cをルックアップテーブル24から読み出し、それを非線形歪み補償された変調波信号X(t)に加算する加算器25と、を備えた。したがって、電力増幅器50の入力電力の瞬時変化成分に対する歪みを補償することで、電力増幅器50のメモリ効果歪みを低減できる。また、乗算器を使用することなく構成できるので、乗算器を多用する歪補償回路よりも回路規模を少なくできるとともに、ハードウエアコストを低く抑えることができる。 As described above, according to the predistortion circuit 1 of the present embodiment, the memory effect distortion compensation unit 20 for compensating for the memory effect distortion is provided in the front stage of the power amplifier 50, and the memory effect given to the memory effect distortion compensation unit 20 is also provided. the memory effect distortion compensation coefficient calculation unit 40 that calculates the distortion compensation coefficients C 2 is provided, the memory effect distortion compensation unit 20 has a memory effect distortion opposite characteristics of the power amplifier 50 in accordance with the gradient of the pre-modulation wave amplitude component A lookup table 24 that stores memory effect distortion compensation coefficients, a first amplitude component detection circuit 21 that calculates an amplitude component of the modulated wave signal X 2 (t) that has undergone nonlinear distortion compensation by the nonlinear distortion compensation unit 10, and a first delay unit 22 to the amplitude component of the first amplitude component detector 21 modulated wave signal X 2 calculated in (t) is delayed by a predetermined time, calculated by the first amplitude component detector 21 First subtraction to obtain the slope of the amplitude component of the modulated wave signal X 2 (t) of the amplitude component and by calculating the difference between the obtained delay element in the first delay unit 22 modulated wave signal X 2 (t) The memory effect distortion compensation coefficient C 2 corresponding to the gradient of the amplitude component of the modulated wave signal X 2 (t) obtained by the comparator 23 and the first subtracter 23 is read out from the lookup table 24 and nonlinear distortion compensation is performed. And an adder 25 for adding to the modulated wave signal X 2 (t). Therefore, the memory effect distortion of the power amplifier 50 can be reduced by compensating the distortion with respect to the instantaneous change component of the input power of the power amplifier 50. In addition, since the circuit can be configured without using a multiplier, the circuit scale can be reduced as compared with a distortion compensation circuit that uses many multipliers, and the hardware cost can be reduced.

また、メモリ効果歪み補償係数演算部40においても、乗算器を使用することなく構成できるので、乗算器を多用する歪補償回路よりも回路規模を少なくできるとともに、ハードウエアコストを低く抑えることができる。   In addition, since the memory effect distortion compensation coefficient calculation unit 40 can be configured without using a multiplier, the circuit scale can be reduced and the hardware cost can be reduced as compared with a distortion compensation circuit using many multipliers. .

本発明は、テレビ放送用の送信機や携帯電話の基地局等の電力増幅器等への適用が可能である。   The present invention can be applied to a power amplifier or the like of a transmitter for television broadcasting or a base station of a mobile phone.

1 前置歪み補償回路
10 非線形補償部
20 メモリ効果歪み補償部
21 第1の振幅成分検出回路
22 第1の遅延器
23 第1の減算器
24 ルックアップテーブル
25 加算器
30 非線形補償係数演算部
40 メモリ効果歪み補償係数演算部
41 非線形歪み補償回路
42 第2の振幅成分検出回路
43 第2の遅延器
44 第2の減算器
45 第3の減算器
46 統計処理回路
50 電力増幅器
DESCRIPTION OF SYMBOLS 1 Predistortion compensation circuit 10 Nonlinear compensation part 20 Memory effect distortion compensation part 21 1st amplitude component detection circuit 22 1st delay device 23 1st subtractor 24 Look-up table 25 Adder 30 Nonlinear compensation coefficient calculating part 40 Memory effect distortion compensation coefficient calculation unit 41 Non-linear distortion compensation circuit 42 Second amplitude component detection circuit 43 Second delay device 44 Second subtractor 45 Third subtractor 46 Statistical processing circuit 50 Power amplifier

Claims (10)

入力した変調波信号に非線形歪み補償係数を付加して電力増幅器の入力信号レベルに対する利得の変化である前記電力増幅器の非線形特性を補償する非線形歪み補償部と、
予め変調波振幅成分の勾配に応じた前記電力増幅器のメモリ効果歪みと逆の特性を有するメモリ効果歪み補償係数を有し、前記非線形歪み補償部で非線形歪み補償された変調波信号の振幅成分を算出するとともに、算出した振幅成分を所定時間だけ遅延させた遅延成分を求め、さらに前記振幅成分と前記遅延成分の差を計算して前記振幅成分の勾配を求め、求めた勾配に応じた前記メモリ効果歪み補償係数を前記非線形歪み補償された変調波信号に加算するメモリ効果歪み補償部と、
入力した変調波信号及び前記電力増幅器の出力信号に基づき前記非線形歪み補償係数を算出する非線形歪み補償係数演算部と、
を備えた前置歪み補償回路。
A non-linear distortion compensation unit that adds a non-linear distortion compensation coefficient to the input modulated wave signal to compensate for the non-linear characteristic of the power amplifier, which is a change in gain with respect to the input signal level of the power amplifier;
A memory effect distortion compensation coefficient having a characteristic opposite to the memory effect distortion of the power amplifier according to the gradient of the modulation wave amplitude component in advance, and the amplitude component of the modulation wave signal subjected to nonlinear distortion compensation by the nonlinear distortion compensation unit And calculating a delay component obtained by delaying the calculated amplitude component by a predetermined time, and further calculating a difference between the amplitude component and the delay component to obtain a gradient of the amplitude component, and the memory corresponding to the obtained gradient A memory effect distortion compensation unit for adding an effect distortion compensation coefficient to the modulated wave signal subjected to nonlinear distortion compensation;
A nonlinear distortion compensation coefficient calculator that calculates the nonlinear distortion compensation coefficient based on the input modulated wave signal and the output signal of the power amplifier;
A predistortion circuit comprising:
前記メモリ効果歪み補償部は、
予め変調波振幅成分の勾配に応じた前記電力増幅器のメモリ効果歪みと逆の特性を有するメモリ効果歪み補償係数を格納したルックアップテーブルと、
前記非線形歪み補償部で非線形歪み補償された変調波信号の振幅成分を算出する第1の振幅成分検出回路と、
前記第1の振幅成分検出回路で算出された前記変調波信号の振幅成分を所定時間だけ遅延させる第1の遅延器と、
前記第1の振幅成分検出回路で算出された前記変調波信号の振幅成分と前記第1の遅延器で得られた前記遅延成分との差を計算して前記変調波信号の振幅成分の勾配を得る第1の減算器と、
前記第1の減算器で得られた前記変調波信号の振幅成分の勾配に応じたメモリ効果歪み補償係数を前記ルックアップテーブルから読み出し、それを前記非線形歪み補償された変調波信号に加算する加算器と、
を備えた請求項1に記載の前置歪み補償回路。
The memory effect distortion compensation unit
A lookup table storing a memory effect distortion compensation coefficient having a characteristic opposite to the memory effect distortion of the power amplifier according to the gradient of the modulation wave amplitude component in advance;
A first amplitude component detection circuit that calculates an amplitude component of the modulated wave signal that has been nonlinear distortion compensated by the nonlinear distortion compensator;
A first delay device for delaying the amplitude component of the modulated wave signal calculated by the first amplitude component detection circuit by a predetermined time;
The difference between the amplitude component of the modulated wave signal calculated by the first amplitude component detection circuit and the delay component obtained by the first delay unit is calculated to obtain the gradient of the amplitude component of the modulated wave signal. A first subtractor to obtain;
The memory effect distortion compensation coefficient corresponding to the gradient of the amplitude component of the modulated wave signal obtained by the first subtracter is read from the lookup table and added to the nonlinear wave compensated modulated wave signal And
The predistortion circuit according to claim 1, comprising:
前記非線形歪み補償された変調波信号、前記非線形歪み補償係数及び前記電力増幅器の出力信号に基づいて前記メモリ効果歪み補償係数を算出し、それを前記メモリ効果歪み補償部に与えるメモリ効果歪み補償係数演算部
を備えた請求項1又は請求項2に記載の前置歪み補償回路。
The memory effect distortion compensation coefficient is calculated based on the nonlinear distortion compensated modulated wave signal, the nonlinear distortion compensation coefficient, and the output signal of the power amplifier, and applied to the memory effect distortion compensation unit. The predistortion circuit according to claim 1, further comprising an arithmetic unit.
前記メモリ効果歪み補償係数演算部は、
前記電力増幅器の出力信号に前記非線形歪み補償部で算出された非線形歪み補償係数を付加して前記電力増幅器の入力信号レベルに対する利得の変化である前記電力増幅器の非線形特性を補償する非線形歪み補償回路と、
前記非線形歪み補償部で非線形歪み補償された変調波信号の振幅成分を算出する第2の振幅成分検出回路と、
前記第2の振幅成分検出回路で算出された前記変調波信号の振幅成分を所定時間だけ遅延させる第2の遅延器と、
前記第2の振幅成分検出回路で算出された前記変調波信号の振幅成分と前記第2の遅延器で得られた前記遅延成分との差を計算して前記変調波信号の振幅成分の勾配を得る第2の減算器と、
前記非線形歪み補償部で非線形歪み補償された変調波信号と前記非線形歪み補償回路で非線形歪み補償された前記電力増幅器の出力信号との差を計算する第3の減算器と、
前記第2の減算器で計算された変調波信号の振幅成分の勾配と前記第3の減算器で計算された前記電力増幅器の入出力信号の誤差信号について統計処理を施し、メモリ効果歪み補償係数を得る統計処理回路と、
を備えた請求項1乃至請求項3のいずれかに記載の前置歪み補償回路。
The memory effect distortion compensation coefficient calculator is
A nonlinear distortion compensation circuit that adds a nonlinear distortion compensation coefficient calculated by the nonlinear distortion compensation unit to an output signal of the power amplifier to compensate for a nonlinear characteristic of the power amplifier that is a change in gain with respect to an input signal level of the power amplifier. When,
A second amplitude component detection circuit that calculates an amplitude component of the modulated wave signal that has been nonlinear distortion compensated by the nonlinear distortion compensator;
A second delayer that delays the amplitude component of the modulated wave signal calculated by the second amplitude component detection circuit by a predetermined time;
The difference between the amplitude component of the modulated wave signal calculated by the second amplitude component detection circuit and the delay component obtained by the second delay unit is calculated to obtain the gradient of the amplitude component of the modulated wave signal. A second subtractor to obtain;
A third subtractor for calculating a difference between the modulated wave signal subjected to nonlinear distortion compensation by the nonlinear distortion compensation unit and the output signal of the power amplifier subjected to nonlinear distortion compensation by the nonlinear distortion compensation circuit;
Statistical processing is performed on the gradient of the amplitude component of the modulated wave signal calculated by the second subtractor and the error signal of the input / output signal of the power amplifier calculated by the third subtractor, and the memory effect distortion compensation coefficient A statistical processing circuit to obtain
The predistortion compensation circuit according to claim 1, further comprising:
前記統計処理回路は、
変調波振幅成分の勾配に対する誤差信号のデータを多数保持し、前記変調波振幅成分の勾配と誤差信号との関係をN(N:整数)次の関数として近似して前記電力増幅器のメモリ効果歪みの伝達関数を求め、求めた伝達関数の逆特性となるメモリ効果歪み補償係数を得る請求項4に記載の前置歪み補償回路。
The statistical processing circuit includes:
A large number of error signal data with respect to the gradient of the modulation wave amplitude component are held, and the relationship between the gradient of the modulation wave amplitude component and the error signal is approximated as a function of N (N: integer) order, and the memory effect distortion of the power amplifier 5. A predistortion circuit according to claim 4, wherein a memory effect distortion compensation coefficient having an inverse characteristic of the obtained transfer function is obtained.
入力した変調波信号に非線形歪み補償係数を付加して電力増幅器の入力信号レベルに対する利得の変化である前記電力増幅器の非線形特性を補償する第1の非線形歪み補償工程と、
予め変調波振幅成分の勾配に応じた前記電力増幅器のメモリ効果歪みと逆の特性を有するメモリ効果歪み補償係数を有し、前記第1の非線形歪み補償工程で非線形歪み補償された変調波信号の振幅成分を算出するとともに、算出した振幅成分を所定時間だけ遅延させた遅延成分を求め、さらに前記振幅成分と前記遅延成分の差を計算して前記振幅成分の勾配を求め、求めた勾配に応じた前記メモリ効果歪み補償係数を前記非線形歪み補償された変調波信号に加算するメモリ効果歪み補償工程と、
入力した変調波信号及び前記電力増幅器の出力信号に基づき前記非線形歪み補償係数を算出する非線形歪み補償係数演算工程と、
を備えた電力増幅器のメモリ効果歪み補償方法。
A first nonlinear distortion compensation step of adding a nonlinear distortion compensation coefficient to the input modulated wave signal to compensate for a nonlinear characteristic of the power amplifier, which is a change in gain with respect to an input signal level of the power amplifier;
A modulation effect signal having a memory effect distortion compensation coefficient having a characteristic opposite to that of the memory effect distortion of the power amplifier in accordance with the gradient of the modulation wave amplitude component, and having undergone nonlinear distortion compensation in the first nonlinear distortion compensation step; Along with calculating the amplitude component, a delay component obtained by delaying the calculated amplitude component by a predetermined time is obtained, and further, a difference between the amplitude component and the delay component is calculated to obtain a gradient of the amplitude component, and according to the obtained gradient A memory effect distortion compensation step of adding the memory effect distortion compensation coefficient to the nonlinear distortion compensated modulated wave signal;
A nonlinear distortion compensation coefficient calculation step for calculating the nonlinear distortion compensation coefficient based on the input modulated wave signal and the output signal of the power amplifier;
A memory effect distortion compensation method for a power amplifier comprising:
前記メモリ効果歪み補償工程は、
予め変調波振幅成分の勾配に応じた前記電力増幅器のメモリ効果歪みと逆の特性を有するメモリ効果歪み補償係数を記憶するメモリ効果歪み補償係数記憶工程と、
前記第1の非線形歪み補償工程で非線形歪み補償された変調波信号の振幅成分を算出する第1の振幅成分検出工程と、
前記第1の振幅成分検出工程で算出された前記変調波信号の振幅成分を所定時間だけ遅延させる第1の遅延工程と、
前記第1の振幅成分検出工程で算出された前記変調波信号の振幅成分と前記第1の遅延工程で得られた前記遅延成分との差を計算して前記変調波信号の振幅成分の勾配を得る第1の減算工程と、
前記第1の減算工程で得られた前記変調波信号の振幅成分の勾配に応じたメモリ効果歪み補償係数を前記メモリ効果歪み補償係数記憶工程より取得し、それを前記第1の非線形歪み補償工程で非線形歪み補償された変調波信号に加算する第1の加算工程と、
を備えた請求項6に記載の電力増幅器のメモリ効果歪み補償方法。
The memory effect distortion compensation step includes:
A memory effect distortion compensation coefficient storage step for storing a memory effect distortion compensation coefficient having a characteristic opposite to the memory effect distortion of the power amplifier according to the gradient of the modulation wave amplitude component in advance;
A first amplitude component detection step of calculating an amplitude component of the modulated wave signal that has been nonlinear distortion compensated in the first nonlinear distortion compensation step;
A first delaying step of delaying the amplitude component of the modulated wave signal calculated in the first amplitude component detecting step by a predetermined time;
The difference between the amplitude component of the modulated wave signal calculated in the first amplitude component detecting step and the delay component obtained in the first delay step is calculated to obtain the gradient of the amplitude component of the modulated wave signal. Obtaining a first subtraction step;
A memory effect distortion compensation coefficient corresponding to the gradient of the amplitude component of the modulated wave signal obtained in the first subtraction process is obtained from the memory effect distortion compensation coefficient storage process, and is obtained as the first nonlinear distortion compensation process. A first addition step of adding to the modulated wave signal subjected to nonlinear distortion compensation at
A memory effect distortion compensation method for a power amplifier according to claim 6, comprising:
前記非線形歪み補償された変調波信号、前記非線形歪み補償係数及び前記電力増幅器の出力信号に基づいて前記メモリ効果歪み補償係数を算出し、それを前記メモリ効果歪み補償工程に与えるメモリ効果歪み補償係数演算工程を備えた請求項6又は請求項7に記載の電力増幅器のメモリ効果歪み補償方法。   A memory effect distortion compensation coefficient that calculates the memory effect distortion compensation coefficient based on the nonlinear distortion compensated modulated wave signal, the nonlinear distortion compensation coefficient, and the output signal of the power amplifier, and gives the memory effect distortion compensation coefficient to the memory effect distortion compensation step The memory effect distortion compensation method for a power amplifier according to claim 6, further comprising a calculation step. 前記メモリ効果歪み補償係数演算工程は、
前記電力増幅器の出力信号に前記第1の非線形歪み補償工程で算出された非線形歪み補償係数を付加して前記電力増幅器の入力信号レベルに対する利得の変化である前記電力増幅器の非線形特性を補償する第2の非線形歪み補償工程と、
前記第1の非線形歪み補償工程で非線形歪み補償された変調波信号の振幅成分を算出する第2の振幅成分検出工程と、
前記第2の振幅成分検出工程で算出された前記変調波信号の振幅成分を所定時間だけ遅延させる第2の遅延工程と、
前記第2の振幅成分検出工程で算出された前記変調波信号の振幅成分と前記第2の遅延工程で得られた前記遅延成分との差を計算して前記変調波信号の振幅成分の勾配を得る第2の減算工程と、
前記第1の非線形歪み補償工程で非線形歪み補償された変調波信号と前記第2の非線形歪み補償工程で非線形歪み補償された前記電力増幅器の出力信号との差を計算する第3の減算工程と、
前記第2の減算工程で計算された変調波信号の振幅成分の勾配と前記第3の減算工程で計算された前記電力増幅器の入出力信号の誤差信号について統計処理を施し、メモリ効果歪み補償係数を得る統計処理工程と、
を備えた請求項6乃至請求項8のいずれかに記載の電力増幅器のメモリ効果歪み補償方法。
The memory effect distortion compensation coefficient calculation step includes:
A nonlinear distortion compensation coefficient calculated in the first nonlinear distortion compensation step is added to the output signal of the power amplifier to compensate for the nonlinear characteristic of the power amplifier, which is a change in gain with respect to the input signal level of the power amplifier. 2 nonlinear distortion compensation steps;
A second amplitude component detection step of calculating an amplitude component of the modulated wave signal that has been nonlinear distortion compensated in the first nonlinear distortion compensation step;
A second delaying step of delaying the amplitude component of the modulated wave signal calculated in the second amplitude component detecting step by a predetermined time;
The difference between the amplitude component of the modulated wave signal calculated in the second amplitude component detection step and the delay component obtained in the second delay step is calculated to obtain the gradient of the amplitude component of the modulated wave signal. A second subtraction step to obtain;
A third subtraction step for calculating a difference between the modulated wave signal subjected to nonlinear distortion compensation in the first nonlinear distortion compensation step and the output signal of the power amplifier subjected to nonlinear distortion compensation in the second nonlinear distortion compensation step; ,
Statistical processing is performed on the gradient of the amplitude component of the modulated wave signal calculated in the second subtraction step and the error signal of the input / output signal of the power amplifier calculated in the third subtraction step, and the memory effect distortion compensation coefficient Statistical processing step to obtain
A memory effect distortion compensation method for a power amplifier according to claim 6, comprising:
前記統計処理工程は、変調波振幅成分の勾配に対する誤差信号のデータを多数保持し、前記変調波振幅成分の勾配と誤差信号との関係をN(N:整数)次の関数として近似して前記電力増幅器のメモリ効果歪みの伝達関数を求め、求めた伝達関数の逆特性となるメモリ効果歪み補償係数を得る請求項9に記載の電力増幅器のメモリ効果歪み補償方法。   The statistical processing step holds a large number of error signal data with respect to the gradient of the modulated wave amplitude component, and approximates the relationship between the gradient of the modulated wave amplitude component and the error signal as a function of N (N: integer) order. The memory effect distortion compensation method for a power amplifier according to claim 9, wherein a memory effect distortion compensation coefficient having an inverse characteristic of the obtained transfer function is obtained by obtaining a memory effect distortion transfer function of the power amplifier.
JP2010040134A 2010-02-25 2010-02-25 Predistortion compensation circuit and memory effect distortion compensation method for power amplifier Expired - Fee Related JP5387445B2 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP2010040134A JP5387445B2 (en) 2010-02-25 2010-02-25 Predistortion compensation circuit and memory effect distortion compensation method for power amplifier

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP2010040134A JP5387445B2 (en) 2010-02-25 2010-02-25 Predistortion compensation circuit and memory effect distortion compensation method for power amplifier

Publications (2)

Publication Number Publication Date
JP2011176686A JP2011176686A (en) 2011-09-08
JP5387445B2 true JP5387445B2 (en) 2014-01-15

Family

ID=44689118

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2010040134A Expired - Fee Related JP5387445B2 (en) 2010-02-25 2010-02-25 Predistortion compensation circuit and memory effect distortion compensation method for power amplifier

Country Status (1)

Country Link
JP (1) JP5387445B2 (en)

Families Citing this family (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP6054739B2 (en) * 2012-12-26 2016-12-27 パナソニック株式会社 Distortion compensation apparatus and distortion compensation method
US20200412305A1 (en) * 2018-03-16 2020-12-31 Telefonaktiebolaget Lm Ericsson (Publ) Method and arrangement for compensating memory effects in power amplifier
WO2020044831A1 (en) * 2018-08-29 2020-03-05 住友電気工業株式会社 Distortion compensation device, wireless communicator, predistorter, distortion compensation method, and computer program

Family Cites Families (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7511574B2 (en) * 2005-02-17 2009-03-31 Hitachi Kokusai Electric Inc. Predistorter
WO2008053535A1 (en) * 2006-10-31 2008-05-08 Panasonic Corporation Distortion compensating circuit
JP5144386B2 (en) * 2008-06-20 2013-02-13 日本無線株式会社 Distortion compensation circuit
JP4918572B2 (en) * 2009-07-02 2012-04-18 株式会社日立国際電気 Predistortion type amplifier with distortion compensation function

Also Published As

Publication number Publication date
JP2011176686A (en) 2011-09-08

Similar Documents

Publication Publication Date Title
JP4835241B2 (en) Digital predistortion transmitter
JP4417174B2 (en) Predistorter
JP4280787B2 (en) Predistorter
JP5137973B2 (en) Predistorter
JP5402817B2 (en) Power amplifier memory effect canceller, wireless transmitter
US8369447B2 (en) Predistortion with sectioned basis functions
JP5664116B2 (en) Power amplification apparatus, distortion compensation coefficient updating method thereof, and transmission apparatus
JP5811929B2 (en) Wireless device, distortion compensation method, and distortion compensation program
US20050253745A1 (en) Digital predistortion apparatus and method for a wideband power amplifier
US20130329833A1 (en) Modeling Digital Predistorter
KR20050108160A (en) Digital predistortion apparatus and method in power amplifier
JP2009111958A (en) Predistorter
KR20040071556A (en) Polynomial predistorter using complex vector multiplication and method thereof
JP5056490B2 (en) Distortion compensation coefficient updating apparatus and distortion compensation amplifier
JP6054739B2 (en) Distortion compensation apparatus and distortion compensation method
JP2019201347A (en) Distortion compensation device and distortion compensation method
JP4918572B2 (en) Predistortion type amplifier with distortion compensation function
JP5387445B2 (en) Predistortion compensation circuit and memory effect distortion compensation method for power amplifier
JP2011091499A (en) Distortion compensating apparatus
WO2008053535A1 (en) Distortion compensating circuit
KR100991494B1 (en) Digital pre-distortion method and digital pre-distorter
JP5339083B2 (en) Digital distortion compensation method and circuit
JP5071168B2 (en) Distortion compensation coefficient updating apparatus and distortion compensation amplifier
KR100395263B1 (en) Apparatus For Amplifier Linerarization
KR101952207B1 (en) Digital pre distortion apparatus and method there of

Legal Events

Date Code Title Description
A621 Written request for application examination

Free format text: JAPANESE INTERMEDIATE CODE: A621

Effective date: 20130110

A977 Report on retrieval

Free format text: JAPANESE INTERMEDIATE CODE: A971007

Effective date: 20130904

TRDD Decision of grant or rejection written
A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

Effective date: 20130910

A61 First payment of annual fees (during grant procedure)

Free format text: JAPANESE INTERMEDIATE CODE: A61

Effective date: 20130923

R150 Certificate of patent or registration of utility model

Ref document number: 5387445

Country of ref document: JP

Free format text: JAPANESE INTERMEDIATE CODE: R150

Free format text: JAPANESE INTERMEDIATE CODE: R150

LAPS Cancellation because of no payment of annual fees