JP5285375B2 - ネットワークオンチップ、およびネットワークオンチップで以ってデータを処理する方法 - Google Patents
ネットワークオンチップ、およびネットワークオンチップで以ってデータを処理する方法 Download PDFInfo
- Publication number
- JP5285375B2 JP5285375B2 JP2008252459A JP2008252459A JP5285375B2 JP 5285375 B2 JP5285375 B2 JP 5285375B2 JP 2008252459 A JP2008252459 A JP 2008252459A JP 2008252459 A JP2008252459 A JP 2008252459A JP 5285375 B2 JP5285375 B2 JP 5285375B2
- Authority
- JP
- Japan
- Prior art keywords
- memory
- communication
- block
- noc
- network
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Fee Related
Links
Images
Classifications
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L45/00—Routing or path finding of packets in data switching networks
Landscapes
- Engineering & Computer Science (AREA)
- Computer Networks & Wireless Communication (AREA)
- Signal Processing (AREA)
- Data Exchanges In Wide-Area Networks (AREA)
- Bus Control (AREA)
Description
101 ネットワーク
102 ネットワークオンチップ(NOC)
104 集積プロセッサ(IP)ブロック
105 ホスト・インターフェイス・プロセッサ
106 メモリ通信コントローラ
107、 109 メモリ管理ユニット(MMU)
108 ネットワーク・インターフェイス・コントローラ
110 ルーター
112 オフチップ・メインRAM
114、115 オンチップ・メモリ
116 ポート
120 リンク
120−A、120−B、120−C、120−D バス・ワイヤ
121、123 ポート
122 (IPブロックの)セット
124 I/O機能
126 プロセッサ
128 メモリ
130 ルーティング論理
132 仮想チャネル制御論理
134 仮想チャネル・バッファ
136 命令変換論理
138 仮想チャネル実装論理
140 メモリ通信実行エンジン
142、144、145 メモリ通信命令の流れ
146 ネットワーク・アドレス通信
152 コンピュータ
154 オペレーティング・システム
156 コンピュータ・プロセッサ(CPU)
157 NOCコプロセッサ
158 バス・アダプタ
160 拡張バス
162、163 フロント・サイド・バス
164 ビデオ・バス
166 メモリ・バス
167 通信アダプタ
168 ランダム・アクセス・メモリ(RAM)
170 データ・ストレージ
172 ディスク・ドライブ・アダプタ
178 I/Oアダプタ
180 ディスプレイ装置
181 ユーザー入力装置
182 他のコンピュータ
184 アプリケーション・プログラム
209 NOCビデオ・アダプタ
215 ポート
Claims (8)
- 集積プロセッサ(IP)ブロック、ルーター、メモリ通信コントローラおよびネットワーク・インターフェイス・コントローラを含むネットワークオンチップ(NOC)であって、
各々の前記IPブロックが、前記メモリ通信コントローラおよび前記ネットワーク・イターフェイス・コントローラを介して、前記ルーターに結合され、
各々の前記メモリ通信コントローラが、前記IPブロック間および前記IPブロックとオンチップ・メモリ間の通信を制御し、
各々の前記ネットワーク・インターフェイス・コントローラが、前記ルーターを介してIPブロック間通信を制御し、
各々の前記ルーターが、通信タイプによって各々特徴付けられる2個もしくはそれ以上の仮想通信チャネルを含み、
前記メモリ通信コントローラは、前記IPブロックから受け取ったメモリ通信命令をコマンド・フォーマットに変換して前記ネットワーク・インターフェイス・コントローラに送り、前記ネットワーク・インターフェイス・コントローラが、前記メモリ通信命令のコマンド・フォーマットをネットワーク・パケット・フォーマットへ変換して前記ルーターに送ることにより、前記IPブロック間および前記IPブロックとオンチップ・メモリ間のメモリ・アドレス・ベースの通信を可能にする、ネットワークオンチップ(NOC)。 - 前記メモリ通信コントローラが、
前記メモリ通信命令を他のメモリ通信実行エンジンとは別個にかつ並行して前記コマンド・フォーマットへの変換を含む処理を実行することができる、複数のメモリ通信実行エンジンを含む、請求項1に記載のNOC。 - 前記メモリ通信命令が、変換ルックアサイド・バッファ制御命令、キャッシュ制御命令、バリア命令、メモリ・ロード命令、及び、メモリ・ストア命令を含む、請求項2に記載のNOC。
- 前記オンチップ・メモリが、
RAM、
前記メモリ通信コントローラを介して前記IPブロックに直接に接続されたメモリ、
前記IPブロックとしてイネーブルされるオンチップ・メモリ、及び、
オンチップ・キャッシュを含む、請求項1に記載のNOC。 - 各々の前記IPブロックが、
前記NOC内のデータ処理のため構築ブロックとして使用される同期もしくは非同期の論理設計の再使用可能なユニットを含む、請求項1に記載のNOC。 - 各々の前記ネットワーク・インターフェイス・コントローラが、
ネットワーク・パケットをタイプによって特徴付ける仮想チャネルをネットワーク上に実現する、請求項1に記載のNOC。 - 各々の前記IPブロックが、
前記IPブロックのメモリ通信コントローラをバイパスし、かつ、
IPブロック間の、ネットワーク・アドレス通信をIPブロックのネットワーク・インターフェイス・コントローラを介して直接に前記ネットワークに送る、請求項1に記載のNOC。 - ネットワークオンチップ(NOC)で以ってデータを処理する方法であって、
前記NOCは、
集積プロセッサ(IP)ブロック、ルーター、メモリ通信コントローラおよびネットワーク・インターフェイス・コントローラを含み、
各々の前記IPブロックが、前記メモリ通信コントローラおよび前記ネットワーク・インターフェイス・コントローラを介して前記ルーターに結合されており、
各々の前記ルーターが、通信タイプによって各々特徴付けられる2個もしくはそれ以上の仮想通信チャネルを含み、
前記方法は、
各々の前記メモリ通信コントローラによって、前記IPブロック間および前記IPブロックとオンチップ・メモリ間の通信を制御するステップと、
各々の前記ネットワーク・インターフェイス・コントローラによって、前記ルーターを介してIPブロック間通信を制御するステップと、を含み、
前記メモリ通信コントローラは、前記IPブロックから受け取ったメモリ通信命令をコマンド・フォーマットに変換して前記ネットワーク・インターフェイス・コントローラに送り、前記ネットワーク・インターフェイス・コントローラが、前記メモリ通信命令のコマンド・フォーマットをネットワーク・パケット・フォーマットへ変換して前記ルーターに送ることにより、前記IPブロック間および前記IPブロックとオンチップ・メモリ間のメモリ・アドレス・ベースの通信を可能にする、方法。
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US11/926212 | 2007-10-29 | ||
US11/926,212 US20090109996A1 (en) | 2007-10-29 | 2007-10-29 | Network on Chip |
Publications (2)
Publication Number | Publication Date |
---|---|
JP2009110512A JP2009110512A (ja) | 2009-05-21 |
JP5285375B2 true JP5285375B2 (ja) | 2013-09-11 |
Family
ID=40582761
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP2008252459A Expired - Fee Related JP5285375B2 (ja) | 2007-10-29 | 2008-09-30 | ネットワークオンチップ、およびネットワークオンチップで以ってデータを処理する方法 |
Country Status (4)
Country | Link |
---|---|
US (1) | US20090109996A1 (ja) |
JP (1) | JP5285375B2 (ja) |
CN (1) | CN101425966B (ja) |
TW (1) | TW200937219A (ja) |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US9045600B2 (en) | 2009-05-13 | 2015-06-02 | Keraplast Technologies, Ltd. | Biopolymer materials |
Families Citing this family (38)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20090125706A1 (en) * | 2007-11-08 | 2009-05-14 | Hoover Russell D | Software Pipelining on a Network on Chip |
US20090125703A1 (en) * | 2007-11-09 | 2009-05-14 | Mejdrich Eric O | Context Switching on a Network On Chip |
US8261025B2 (en) | 2007-11-12 | 2012-09-04 | International Business Machines Corporation | Software pipelining on a network on chip |
US7873701B2 (en) * | 2007-11-27 | 2011-01-18 | International Business Machines Corporation | Network on chip with partitions |
US20090260013A1 (en) * | 2008-04-14 | 2009-10-15 | International Business Machines Corporation | Computer Processors With Plural, Pipelined Hardware Threads Of Execution |
US8423715B2 (en) | 2008-05-01 | 2013-04-16 | International Business Machines Corporation | Memory management among levels of cache in a memory hierarchy |
US8494833B2 (en) * | 2008-05-09 | 2013-07-23 | International Business Machines Corporation | Emulating a computer run time environment |
US20090282419A1 (en) * | 2008-05-09 | 2009-11-12 | International Business Machines Corporation | Ordered And Unordered Network-Addressed Message Control With Embedded DMA Commands For A Network On Chip |
US20090307408A1 (en) * | 2008-06-09 | 2009-12-10 | Rowan Nigel Naylor | Peer-to-Peer Embedded System Communication Method and Apparatus |
US8438578B2 (en) | 2008-06-09 | 2013-05-07 | International Business Machines Corporation | Network on chip with an I/O accelerator |
TWI417741B (zh) * | 2009-09-14 | 2013-12-01 | Univ Nat Taiwan | 動態調整通道方向之方法及使用其之晶片網路架構 |
US8473818B2 (en) * | 2009-10-12 | 2013-06-25 | Empire Technology Development Llc | Reliable communications in on-chip networks |
JPWO2011148925A1 (ja) * | 2010-05-24 | 2013-07-25 | 日本電気株式会社 | 半導体装置とネットワークルーティング方法とシステム |
US8930618B2 (en) * | 2010-08-24 | 2015-01-06 | Futurewei Technologies, Inc. | Smart memory |
KR101841173B1 (ko) | 2010-12-17 | 2018-03-23 | 삼성전자주식회사 | 리오더 버퍼를 이용한 메모리 인터리빙 장치 및 그 메모리 인터리빙 방법 |
EP2684320B1 (en) * | 2011-03-10 | 2016-10-19 | Cisco Technology, Inc. | Large interconnect fabrics |
JP2013196167A (ja) | 2012-03-16 | 2013-09-30 | Toshiba Corp | 情報処理装置 |
CN104169903B (zh) * | 2012-03-28 | 2016-12-07 | 中兴通讯股份有限公司 | 一种实现多通道同步并行传输的方法和系统 |
KR102014118B1 (ko) | 2012-10-19 | 2019-08-26 | 삼성전자주식회사 | Axi 기반 네트워크 백본 시스템의 서브채널방식의 채널 관리 방법 및 장치 |
CN103383671A (zh) * | 2013-02-26 | 2013-11-06 | 西安交通大学 | 一种基于片上网络的dram通讯优化方法 |
EP3080708B1 (en) * | 2013-12-12 | 2020-02-05 | Marvell World Trade Ltd. | Method and apparatus for transferring information within and between system-on-chips via intra-chip and inter-chip hopping buses |
CN105488011B (zh) * | 2014-09-19 | 2018-06-19 | 杭州华为数字技术有限公司 | 片上网络的访存处理方法和片上网络 |
US9742630B2 (en) * | 2014-09-22 | 2017-08-22 | Netspeed Systems | Configurable router for a network on chip (NoC) |
US10348563B2 (en) | 2015-02-18 | 2019-07-09 | Netspeed Systems, Inc. | System-on-chip (SoC) optimization through transformation and generation of a network-on-chip (NoC) topology |
JP5943109B1 (ja) | 2015-03-10 | 2016-06-29 | 日本電気株式会社 | 半導体チップ、集積回路、及びデータ転送方法 |
JP5943115B1 (ja) | 2015-03-27 | 2016-06-29 | 日本電気株式会社 | 集積回路、半導体装置、カード及びデータ転送方法 |
US10218580B2 (en) | 2015-06-18 | 2019-02-26 | Netspeed Systems | Generating physically aware network-on-chip design from a physical system-on-chip specification |
US10452124B2 (en) | 2016-09-12 | 2019-10-22 | Netspeed Systems, Inc. | Systems and methods for facilitating low power on a network-on-chip |
US20180159786A1 (en) | 2016-12-02 | 2018-06-07 | Netspeed Systems, Inc. | Interface virtualization and fast path for network on chip |
US10063496B2 (en) | 2017-01-10 | 2018-08-28 | Netspeed Systems Inc. | Buffer sizing of a NoC through machine learning |
US10469337B2 (en) | 2017-02-01 | 2019-11-05 | Netspeed Systems, Inc. | Cost management against requirements for the generation of a NoC |
US10896476B2 (en) | 2018-02-22 | 2021-01-19 | Netspeed Systems, Inc. | Repository of integration description of hardware intellectual property for NoC construction and SoC integration |
US10983910B2 (en) | 2018-02-22 | 2021-04-20 | Netspeed Systems, Inc. | Bandwidth weighting mechanism based network-on-chip (NoC) configuration |
US10547514B2 (en) | 2018-02-22 | 2020-01-28 | Netspeed Systems, Inc. | Automatic crossbar generation and router connections for network-on-chip (NOC) topology generation |
US11144457B2 (en) | 2018-02-22 | 2021-10-12 | Netspeed Systems, Inc. | Enhanced page locality in network-on-chip (NoC) architectures |
US11176302B2 (en) | 2018-02-23 | 2021-11-16 | Netspeed Systems, Inc. | System on chip (SoC) builder |
US11023377B2 (en) | 2018-02-23 | 2021-06-01 | Netspeed Systems, Inc. | Application mapping on hardened network-on-chip (NoC) of field-programmable gate array (FPGA) |
CN112398877B (zh) * | 2021-01-20 | 2021-04-27 | 北京燧原智能科技有限公司 | 控制信号转换电路、知识产权核以及系统级芯片 |
Family Cites Families (104)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
BE904100A (fr) * | 1986-01-24 | 1986-07-24 | Itt Ind Belgium | Systeme de commutation. |
JPH0628036B2 (ja) * | 1988-02-01 | 1994-04-13 | インターナショナル・ビジネス・マシーンズ・コーポレーシヨン | シミュレーシヨン方法 |
US4951195A (en) * | 1988-02-01 | 1990-08-21 | International Business Machines Corporation | Condition code graph analysis for simulating a CPU processor |
US5488729A (en) * | 1991-05-15 | 1996-01-30 | Ross Technology, Inc. | Central processing unit architecture with symmetric instruction scheduling to achieve multiple instruction launch and execution |
US5442797A (en) * | 1991-12-04 | 1995-08-15 | Casavant; Thomas L. | Latency tolerant risc-based multiple processor with event driven locality managers resulting from variable tagging |
US6047122A (en) * | 1992-05-07 | 2000-04-04 | Tm Patents, L.P. | System for method for performing a context switch operation in a massively parallel computer system |
JPH0675930A (ja) * | 1992-08-27 | 1994-03-18 | Toshiba Corp | 並列プロセッサシステム |
JPH06223044A (ja) * | 1993-01-25 | 1994-08-12 | Fujitsu Ltd | 並列計算機のメッセージ通信方法,及び装置 |
NL9301841A (nl) * | 1993-10-25 | 1995-05-16 | Nederland Ptt | Inrichting voor het bewerken van datapakketten. |
US5784706A (en) * | 1993-12-13 | 1998-07-21 | Cray Research, Inc. | Virtual to logical to physical address translation for distributed memory massively parallel processing systems |
JP3322754B2 (ja) * | 1994-05-17 | 2002-09-09 | 富士通株式会社 | 並列計算機 |
JPH08185380A (ja) * | 1994-12-28 | 1996-07-16 | Hitachi Ltd | 並列計算機 |
US5761516A (en) * | 1996-05-03 | 1998-06-02 | Lsi Logic Corporation | Single chip multiprocessor architecture with internal task switching synchronization bus |
US6049866A (en) * | 1996-09-06 | 2000-04-11 | Silicon Graphics, Inc. | Method and system for an efficient user mode cache manipulation using a simulated instruction |
US5887166A (en) * | 1996-12-16 | 1999-03-23 | International Business Machines Corporation | Method and system for constructing a program including a navigation instruction |
US5872963A (en) * | 1997-02-18 | 1999-02-16 | Silicon Graphics, Inc. | Resumption of preempted non-privileged threads with no kernel intervention |
US6021470A (en) * | 1997-03-17 | 2000-02-01 | Oracle Corporation | Method and apparatus for selective data caching implemented with noncacheable and cacheable data for improved cache performance in a computer networking system |
US6105119A (en) * | 1997-04-04 | 2000-08-15 | Texas Instruments Incorporated | Data transfer circuitry, DSP wrapper circuitry and improved processor devices, methods and systems |
US6044478A (en) * | 1997-05-30 | 2000-03-28 | National Semiconductor Corporation | Cache with finely granular locked-down regions |
US6085315A (en) * | 1997-09-12 | 2000-07-04 | Siemens Aktiengesellschaft | Data processing device with loop pipeline |
US6085296A (en) * | 1997-11-12 | 2000-07-04 | Digital Equipment Corporation | Sharing memory pages and page tables among computer processes |
US6898791B1 (en) * | 1998-04-21 | 2005-05-24 | California Institute Of Technology | Infospheres distributed object system |
US6092159A (en) * | 1998-05-05 | 2000-07-18 | Lsi Logic Corporation | Implementation of configurable on-chip fast memory using the data cache RAM |
US6101599A (en) * | 1998-06-29 | 2000-08-08 | Cisco Technology, Inc. | System for context switching between processing elements in a pipeline of processing elements |
TW389866B (en) * | 1998-07-01 | 2000-05-11 | Koninkl Philips Electronics Nv | Computer graphics animation method and device |
GB9818377D0 (en) * | 1998-08-21 | 1998-10-21 | Sgs Thomson Microelectronics | An integrated circuit with multiple processing cores |
US6591347B2 (en) * | 1998-10-09 | 2003-07-08 | National Semiconductor Corporation | Dynamic replacement technique in a shared cache |
US6370622B1 (en) * | 1998-11-20 | 2002-04-09 | Massachusetts Institute Of Technology | Method and apparatus for curious and column caching |
GB2345987B (en) * | 1999-01-19 | 2003-08-06 | Advanced Risc Mach Ltd | Memory control within data processing systems |
US6272598B1 (en) * | 1999-03-22 | 2001-08-07 | Hewlett-Packard Company | Web cache performance by applying different replacement policies to the web cache |
US6519605B1 (en) * | 1999-04-27 | 2003-02-11 | International Business Machines Corporation | Run-time translation of legacy emulator high level language application programming interface (EHLLAPI) calls to object-based calls |
US6434669B1 (en) * | 1999-09-07 | 2002-08-13 | International Business Machines Corporation | Method of cache management to dynamically update information-type dependent cache policies |
US7010580B1 (en) * | 1999-10-08 | 2006-03-07 | Agile Software Corp. | Method and apparatus for exchanging data in a platform independent manner |
JP2001167066A (ja) * | 1999-12-08 | 2001-06-22 | Nec Corp | プロセッサ間通信方法及びマルチプロセッサシステム |
US6470437B1 (en) * | 1999-12-17 | 2002-10-22 | Hewlett-Packard Company | Updating and invalidating store data and removing stale cache lines in a prevalidated tag cache design |
US6697932B1 (en) * | 1999-12-30 | 2004-02-24 | Intel Corporation | System and method for early resolution of low confidence branches and safe data cache accesses |
US6725317B1 (en) * | 2000-04-29 | 2004-04-20 | Hewlett-Packard Development Company, L.P. | System and method for managing a computer system having a plurality of partitions |
US6567895B2 (en) * | 2000-05-31 | 2003-05-20 | Texas Instruments Incorporated | Loop cache memory and cache controller for pipelined microprocessors |
US6668308B2 (en) * | 2000-06-10 | 2003-12-23 | Hewlett-Packard Development Company, L.P. | Scalable architecture based on single-chip multiprocessing |
US6567084B1 (en) * | 2000-07-27 | 2003-05-20 | Ati International Srl | Lighting effect computation circuit and method therefore |
US6877086B1 (en) * | 2000-11-02 | 2005-04-05 | Intel Corporation | Method and apparatus for rescheduling multiple micro-operations in a processor using a replay queue and a counter |
US6961825B2 (en) * | 2001-01-24 | 2005-11-01 | Hewlett-Packard Development Company, L.P. | Cache coherency mechanism using arbitration masks |
JP4790971B2 (ja) * | 2001-01-29 | 2011-10-12 | ジョセフ エイ マッギル | 空気流装置用の可調節ダンパー |
KR100620835B1 (ko) * | 2001-02-24 | 2006-09-13 | 인터내셔널 비지네스 머신즈 코포레이션 | 최적화된 가변 네트워크 스위치 |
US6891828B2 (en) * | 2001-03-12 | 2005-05-10 | Network Excellence For Enterprises Corp. | Dual-loop bus-based network switch using distance-value or bit-mask |
US6915402B2 (en) * | 2001-05-23 | 2005-07-05 | Hewlett-Packard Development Company, L.P. | Method and system for creating secure address space using hardware memory router |
US7072996B2 (en) * | 2001-06-13 | 2006-07-04 | Corrent Corporation | System and method of transferring data between a processing engine and a plurality of bus types using an arbiter |
US6988149B2 (en) * | 2002-02-26 | 2006-01-17 | Lsi Logic Corporation | Integrated target masking |
US7398374B2 (en) * | 2002-02-27 | 2008-07-08 | Hewlett-Packard Development Company, L.P. | Multi-cluster processor for processing instructions of one or more instruction threads |
US7015909B1 (en) * | 2002-03-19 | 2006-03-21 | Aechelon Technology, Inc. | Efficient use of user-defined shaders to implement graphics operations |
US7609718B2 (en) * | 2002-05-15 | 2009-10-27 | Broadcom Corporation | Packet data service over hyper transport link(s) |
JP4560409B2 (ja) * | 2002-10-08 | 2010-10-13 | コーニンクレッカ フィリップス エレクトロニクス エヌ ヴィ | データを交換する集積回路および方法 |
US6901483B2 (en) * | 2002-10-24 | 2005-05-31 | International Business Machines Corporation | Prioritizing and locking removed and subsequently reloaded cache lines |
US7296121B2 (en) * | 2002-11-04 | 2007-11-13 | Newisys, Inc. | Reducing probe traffic in multiprocessor systems |
US7254578B2 (en) * | 2002-12-10 | 2007-08-07 | International Business Machines Corporation | Concurrency classes for shared file systems |
US7873785B2 (en) * | 2003-08-19 | 2011-01-18 | Oracle America, Inc. | Multi-core multi-thread processor |
US20050086435A1 (en) * | 2003-09-09 | 2005-04-21 | Seiko Epson Corporation | Cache memory controlling apparatus, information processing apparatus and method for control of cache memory |
US7418606B2 (en) * | 2003-09-18 | 2008-08-26 | Nvidia Corporation | High quality and high performance three-dimensional graphics architecture for portable handheld devices |
JP4449382B2 (ja) * | 2003-09-19 | 2010-04-14 | 船井電機株式会社 | 受信装置およびそれを搭載したテレビジョン装置 |
US7689738B1 (en) * | 2003-10-01 | 2010-03-30 | Advanced Micro Devices, Inc. | Peripheral devices and methods for transferring incoming data status entries from a peripheral to a host |
US7574482B2 (en) * | 2003-10-31 | 2009-08-11 | Agere Systems Inc. | Internal memory controller providing configurable access of processor clients to memory instances |
US7502912B2 (en) * | 2003-12-30 | 2009-03-10 | Intel Corporation | Method and apparatus for rescheduling operations in a processor |
US7162560B2 (en) * | 2003-12-31 | 2007-01-09 | Intel Corporation | Partitionable multiprocessor system having programmable interrupt controllers |
US8176259B2 (en) * | 2004-01-20 | 2012-05-08 | Hewlett-Packard Development Company, L.P. | System and method for resolving transactions in a cache coherency protocol |
WO2005072307A2 (en) * | 2004-01-22 | 2005-08-11 | University Of Washington | Wavescalar architecture having a wave order memory |
US7533154B1 (en) * | 2004-02-04 | 2009-05-12 | Advanced Micro Devices, Inc. | Descriptor management systems and methods for transferring data of multiple priorities between a host and a network |
KR100555753B1 (ko) * | 2004-02-06 | 2006-03-03 | 삼성전자주식회사 | 원칩 시스템에서 라우터들간의 라우팅 경로 설정 장치 및방법 |
US7478225B1 (en) * | 2004-06-30 | 2009-01-13 | Sun Microsystems, Inc. | Apparatus and method to support pipelining of differing-latency instructions in a multithreaded processor |
US7516306B2 (en) * | 2004-10-05 | 2009-04-07 | International Business Machines Corporation | Computer program instruction architecture, system and process using partial ordering for adaptive response to memory latencies |
US7493474B1 (en) * | 2004-11-10 | 2009-02-17 | Altera Corporation | Methods and apparatus for transforming, loading, and executing super-set instructions |
US7394288B1 (en) * | 2004-12-13 | 2008-07-01 | Massachusetts Institute Of Technology | Transferring data in a parallel processing environment |
EP1875681A1 (en) * | 2005-04-13 | 2008-01-09 | Koninklijke Philips Electronics N.V. | Electronic device and method for flow control |
US7376789B2 (en) * | 2005-06-29 | 2008-05-20 | Intel Corporation | Wide-port context cache apparatus, systems, and methods |
CN101223745A (zh) * | 2005-07-19 | 2008-07-16 | 皇家飞利浦电子股份有限公司 | 用于通信资源分配的电子设备和方法 |
US8990547B2 (en) * | 2005-08-23 | 2015-03-24 | Hewlett-Packard Development Company, L.P. | Systems and methods for re-ordering instructions |
US20070083735A1 (en) * | 2005-08-29 | 2007-04-12 | Glew Andrew F | Hierarchical processor |
US20070074191A1 (en) * | 2005-08-30 | 2007-03-29 | Geisinger Nile J | Software executables having virtual hardware, operating systems, and networks |
US8526415B2 (en) * | 2005-09-30 | 2013-09-03 | Robert Bosch Gmbh | Method and system for providing acknowledged broadcast and multicast communication |
US8429661B1 (en) * | 2005-12-14 | 2013-04-23 | Nvidia Corporation | Managing multi-threaded FIFO memory by determining whether issued credit count for dedicated class of threads is less than limit |
US7568064B2 (en) * | 2006-02-21 | 2009-07-28 | M2000 | Packet-oriented communication in reconfigurable circuit(s) |
WO2007110914A1 (ja) * | 2006-03-27 | 2007-10-04 | Fujitsu Limited | マルチプロセッサシステムおよびマルチプロセッサシステムの動作方法 |
US7882307B1 (en) * | 2006-04-14 | 2011-02-01 | Tilera Corporation | Managing cache memory in a parallel processing environment |
US8345053B2 (en) * | 2006-09-21 | 2013-01-01 | Qualcomm Incorporated | Graphics processors with parallel scheduling and execution of threads |
US7664108B2 (en) * | 2006-10-10 | 2010-02-16 | Abdullah Ali Bahattab | Route once and cross-connect many |
US7502378B2 (en) * | 2006-11-29 | 2009-03-10 | Nec Laboratories America, Inc. | Flexible wrapper architecture for tiled networks on a chip |
US7992151B2 (en) * | 2006-11-30 | 2011-08-02 | Intel Corporation | Methods and apparatuses for core allocations |
US7521961B1 (en) * | 2007-01-23 | 2009-04-21 | Xilinx, Inc. | Method and system for partially reconfigurable switch |
EP1950932A1 (en) * | 2007-01-29 | 2008-07-30 | Stmicroelectronics Sa | System for transmitting data within a network between nodes of the network and flow control process for transmitting said data |
US7500060B1 (en) * | 2007-03-16 | 2009-03-03 | Xilinx, Inc. | Hardware stack structure using programmable logic |
US7886084B2 (en) * | 2007-06-26 | 2011-02-08 | International Business Machines Corporation | Optimized collectives using a DMA on a parallel computer |
US8478834B2 (en) * | 2007-07-12 | 2013-07-02 | International Business Machines Corporation | Low latency, high bandwidth data communications between compute nodes in a parallel computer |
US8200992B2 (en) * | 2007-09-24 | 2012-06-12 | Cognitive Electronics, Inc. | Parallel processing computer systems with reduced power consumption and methods for providing the same |
US7701252B1 (en) * | 2007-11-06 | 2010-04-20 | Altera Corporation | Stacked die network-on-chip for FPGA |
US20090125706A1 (en) * | 2007-11-08 | 2009-05-14 | Hoover Russell D | Software Pipelining on a Network on Chip |
US20090125703A1 (en) * | 2007-11-09 | 2009-05-14 | Mejdrich Eric O | Context Switching on a Network On Chip |
US8261025B2 (en) * | 2007-11-12 | 2012-09-04 | International Business Machines Corporation | Software pipelining on a network on chip |
US7873701B2 (en) * | 2007-11-27 | 2011-01-18 | International Business Machines Corporation | Network on chip with partitions |
US8526422B2 (en) * | 2007-11-27 | 2013-09-03 | International Business Machines Corporation | Network on chip with partitions |
US7917703B2 (en) * | 2007-12-13 | 2011-03-29 | International Business Machines Corporation | Network on chip that maintains cache coherency with invalidate commands |
US8473667B2 (en) * | 2008-01-11 | 2013-06-25 | International Business Machines Corporation | Network on chip that maintains cache coherency with invalidation messages |
US8010750B2 (en) * | 2008-01-17 | 2011-08-30 | International Business Machines Corporation | Network on chip that maintains cache coherency with invalidate commands |
US7913010B2 (en) * | 2008-02-15 | 2011-03-22 | International Business Machines Corporation | Network on chip with a low latency, high bandwidth application messaging interconnect |
US7958340B2 (en) * | 2008-05-09 | 2011-06-07 | International Business Machines Corporation | Monitoring software pipeline performance on a network on chip |
US8195884B2 (en) * | 2008-09-18 | 2012-06-05 | International Business Machines Corporation | Network on chip with caching restrictions for pages of computer memory |
-
2007
- 2007-10-29 US US11/926,212 patent/US20090109996A1/en not_active Abandoned
-
2008
- 2008-09-24 TW TW097136674A patent/TW200937219A/zh unknown
- 2008-09-24 CN CN200810161521XA patent/CN101425966B/zh not_active Expired - Fee Related
- 2008-09-30 JP JP2008252459A patent/JP5285375B2/ja not_active Expired - Fee Related
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US9045600B2 (en) | 2009-05-13 | 2015-06-02 | Keraplast Technologies, Ltd. | Biopolymer materials |
Also Published As
Publication number | Publication date |
---|---|
JP2009110512A (ja) | 2009-05-21 |
TW200937219A (en) | 2009-09-01 |
CN101425966A (zh) | 2009-05-06 |
US20090109996A1 (en) | 2009-04-30 |
CN101425966B (zh) | 2012-11-14 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JP5285375B2 (ja) | ネットワークオンチップ、およびネットワークオンチップで以ってデータを処理する方法 | |
US11068318B2 (en) | Dynamic thread status retrieval using inter-thread communication | |
US8040799B2 (en) | Network on chip with minimum guaranteed bandwidth for virtual communications channels | |
JP5363064B2 (ja) | ネットワーク・オン・チップ(noc)上のソフトウェア・パイプライン化の方法、プログラムおよび装置 | |
US8490110B2 (en) | Network on chip with a low latency, high bandwidth application messaging interconnect | |
JP5294806B2 (ja) | デザイン構造、ネットワーク・オン・チップ(‘noc’)でのデータ処理方法、ネットワーク・オン・チップ、およびネットワーク・オン・チップでのデータ処理のためのコンピュータ・プログラム(パーティションを有するネットワーク・オン・チップのためのデザイン構造) | |
US8010750B2 (en) | Network on chip that maintains cache coherency with invalidate commands | |
US7917703B2 (en) | Network on chip that maintains cache coherency with invalidate commands | |
US8494833B2 (en) | Emulating a computer run time environment | |
US8020168B2 (en) | Dynamic virtual software pipelining on a network on chip | |
US8726295B2 (en) | Network on chip with an I/O accelerator | |
US8473667B2 (en) | Network on chip that maintains cache coherency with invalidation messages | |
US8526422B2 (en) | Network on chip with partitions | |
US8214845B2 (en) | Context switching in a network on chip by thread saving and restoring pointers to memory arrays containing valid message data | |
US20090245257A1 (en) | Network On Chip | |
US20090271172A1 (en) | Emulating A Computer Run Time Environment | |
US20090282211A1 (en) | Network On Chip With Partitions | |
US20100269123A1 (en) | Performance Event Triggering Through Direct Interthread Communication On a Network On Chip | |
US20090210592A1 (en) | Network On Chip With A Low Latency, High Bandwidth Application Messaging Interconnect | |
WO2013108100A1 (en) | External auxiliary execution unit interface to off-chip auxiliary execution unit | |
US10228968B2 (en) | Network interface device that alerts a monitoring processor if configuration of a virtual NID is changed |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
A621 | Written request for application examination |
Free format text: JAPANESE INTERMEDIATE CODE: A621 Effective date: 20110817 |
|
A977 | Report on retrieval |
Free format text: JAPANESE INTERMEDIATE CODE: A971007 Effective date: 20120217 |
|
A131 | Notification of reasons for refusal |
Free format text: JAPANESE INTERMEDIATE CODE: A131 Effective date: 20120321 |
|
A521 | Request for written amendment filed |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20120608 |
|
RD12 | Notification of acceptance of power of sub attorney |
Free format text: JAPANESE INTERMEDIATE CODE: A7432 Effective date: 20120608 |
|
A521 | Request for written amendment filed |
Free format text: JAPANESE INTERMEDIATE CODE: A821 Effective date: 20120608 |
|
A521 | Request for written amendment filed |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20120724 |
|
A02 | Decision of refusal |
Free format text: JAPANESE INTERMEDIATE CODE: A02 Effective date: 20121218 |
|
A521 | Request for written amendment filed |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20130326 |
|
A911 | Transfer to examiner for re-examination before appeal (zenchi) |
Free format text: JAPANESE INTERMEDIATE CODE: A911 Effective date: 20130403 |
|
A01 | Written decision to grant a patent or to grant a registration (utility model) |
Free format text: JAPANESE INTERMEDIATE CODE: A01 Effective date: 20130514 |
|
RD14 | Notification of resignation of power of sub attorney |
Free format text: JAPANESE INTERMEDIATE CODE: A7434 Effective date: 20130514 |
|
A61 | First payment of annual fees (during grant procedure) |
Free format text: JAPANESE INTERMEDIATE CODE: A61 Effective date: 20130531 |
|
LAPS | Cancellation because of no payment of annual fees |