JP5108022B2 - 乗算器を利用しない有限インパルス応答フィルタを実装する方法および装置 - Google Patents

乗算器を利用しない有限インパルス応答フィルタを実装する方法および装置 Download PDF

Info

Publication number
JP5108022B2
JP5108022B2 JP2009540417A JP2009540417A JP5108022B2 JP 5108022 B2 JP5108022 B2 JP 5108022B2 JP 2009540417 A JP2009540417 A JP 2009540417A JP 2009540417 A JP2009540417 A JP 2009540417A JP 5108022 B2 JP5108022 B2 JP 5108022B2
Authority
JP
Japan
Prior art keywords
response
filter
output
impulse response
candidate
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active
Application number
JP2009540417A
Other languages
English (en)
Japanese (ja)
Other versions
JP2010512124A5 (enExample
JP2010512124A (ja
Inventor
ラドゥー アレキサンドル
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Hitachi Ltd
Original Assignee
Hitachi Aloka Medical Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Hitachi Aloka Medical Ltd filed Critical Hitachi Aloka Medical Ltd
Publication of JP2010512124A publication Critical patent/JP2010512124A/ja
Publication of JP2010512124A5 publication Critical patent/JP2010512124A5/ja
Application granted granted Critical
Publication of JP5108022B2 publication Critical patent/JP5108022B2/ja
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Classifications

    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03H—IMPEDANCE NETWORKS, e.g. RESONANT CIRCUITS; RESONATORS
    • H03H17/00—Networks using digital techniques
    • H03H17/02—Frequency selective networks
    • H03H17/0248—Filters characterised by a particular frequency response or filtering method
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03H—IMPEDANCE NETWORKS, e.g. RESONANT CIRCUITS; RESONATORS
    • H03H17/00—Networks using digital techniques
    • H03H17/02—Frequency selective networks
    • H03H17/0223—Computation saving measures; Accelerating measures
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03H—IMPEDANCE NETWORKS, e.g. RESONANT CIRCUITS; RESONATORS
    • H03H17/00—Networks using digital techniques
    • H03H17/02—Frequency selective networks
    • H03H17/0223—Computation saving measures; Accelerating measures
    • H03H17/0227—Measures concerning the coefficients
    • H03H17/023—Measures concerning the coefficients reducing the wordlength, the possible values of coefficients
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03H—IMPEDANCE NETWORKS, e.g. RESONANT CIRCUITS; RESONATORS
    • H03H17/00—Networks using digital techniques
    • H03H17/02—Frequency selective networks
    • H03H17/06—Non-recursive filters

Landscapes

  • Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • Mathematical Physics (AREA)
  • Computing Systems (AREA)
  • Theoretical Computer Science (AREA)
  • Complex Calculations (AREA)
JP2009540417A 2006-12-04 2007-12-04 乗算器を利用しない有限インパルス応答フィルタを実装する方法および装置 Active JP5108022B2 (ja)

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
US11/633,875 US7912884B2 (en) 2006-12-04 2006-12-04 Method and apparatus for implementing finite impulse response filters without the use of multipliers
US11/633,875 2006-12-04
PCT/US2007/086346 WO2008070644A2 (en) 2006-12-04 2007-12-04 Method and apparatus for implementing finite impulse response filters without the use of multipliers

Publications (3)

Publication Number Publication Date
JP2010512124A JP2010512124A (ja) 2010-04-15
JP2010512124A5 JP2010512124A5 (enExample) 2010-10-14
JP5108022B2 true JP5108022B2 (ja) 2012-12-26

Family

ID=39477105

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2009540417A Active JP5108022B2 (ja) 2006-12-04 2007-12-04 乗算器を利用しない有限インパルス応答フィルタを実装する方法および装置

Country Status (5)

Country Link
US (2) US7912884B2 (enExample)
EP (1) EP2097759A4 (enExample)
JP (1) JP5108022B2 (enExample)
CN (1) CN101617235B (enExample)
WO (1) WO2008070644A2 (enExample)

Families Citing this family (12)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP1736748B1 (de) * 2005-06-21 2012-05-02 Mettler-Toledo AG Verfahren zur Verarbeitung des Ausgangssignals eines Messumformers sowie eine Kraftmessvorrichtung zur Durchführung des Verfahrens.
EP1901121A2 (en) * 2006-09-13 2008-03-19 ASML MaskTools B.V. A method for performing pattern decomposition based on feature pitch
US7912884B2 (en) 2006-12-04 2011-03-22 Aloka Co., Ltd. Method and apparatus for implementing finite impulse response filters without the use of multipliers
CN102201797B (zh) * 2010-03-23 2013-11-06 卓胜微电子（上海）有限公司 数字滤波器装置
US9431987B2 (en) * 2013-06-04 2016-08-30 Sony Interactive Entertainment America Llc Sound synthesis with fixed partition size convolution of audio signals
US10044386B2 (en) * 2016-04-30 2018-08-07 Analog Devices, Inc. Designing FIR filters with globally minimax-optimal magnitude response
US11129596B2 (en) * 2016-10-06 2021-09-28 General Electric Company Systems and methods for ultrasound multiplexing
JP7777437B2 (ja) * 2020-12-25 2025-11-28 キヤノンメディカルシステムズ株式会社 信号処理装置、磁気共鳴イメージング装置、および信号処理プログラム
US20220206096A1 (en) * 2020-12-25 2022-06-30 Canon Medical Systems Corporation Signal processing apparatus, magnetic resonance imaging apparatus, and signal processing method
US20230033569A1 (en) * 2021-07-29 2023-02-02 Stmicroelectronics International N.V. Low power finite impulse response filter
US12613699B2 (en) 2023-12-20 2026-04-28 Sony Interactive Entertainment Inc. DMA controller and LSU to transpose data arrays stored in main memory for storage in processor registers
CN119298880B (zh) * 2024-12-11 2025-03-28 上海灵动微电子股份有限公司 一种滤波器和滤波处理方法

Family Cites Families (15)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4736448A (en) * 1984-03-31 1988-04-05 Kabushiki Kaisha Toshiba Spatial filter
US5623621A (en) * 1990-11-02 1997-04-22 Analog Devices, Inc. Apparatus for generating target addresses within a circular buffer including a register for storing position and size of the circular buffer
US5212659A (en) * 1991-10-08 1993-05-18 Crystal Semiconductor Low precision finite impulse response filter for digital interpolation
EP0649578B1 (en) * 1992-07-07 2003-05-14 Lake Technology Limited Digital filter having high accuracy and efficiency
JP3242761B2 (ja) * 1993-08-13 2001-12-25 松下電器産業株式会社 バースト波形発生装置
US5873054A (en) * 1995-08-14 1999-02-16 William K. Warburton Method and apparatus for combinatorial logic signal processor in a digitally based high speed x-ray spectrometer
CA2177664C (en) * 1996-05-29 2003-01-28 Andrew G. Deczky Digital receive filter for communications systems
US20050001673A1 (en) * 2002-10-29 2005-01-06 Zvi Regev Direct digital frequency modulation / phase modulation decoder
US7286604B2 (en) * 2003-05-27 2007-10-23 Aquity Llc Carrier interferometry coding and multicarrier processing
JP2005020554A (ja) * 2003-06-27 2005-01-20 Neuro Solution Corp デジタルフィルタ
WO2005109640A1 (en) * 2004-05-12 2005-11-17 Deqx Pty Limited Digital filter design system and method
US20050271120A1 (en) * 2004-06-02 2005-12-08 Lockheed Martin Corporation Detector for time-hopped impulse radio
US7643582B2 (en) * 2004-06-09 2010-01-05 Marvell World Trade Ltd. Method and system for determining symbol boundary timing in a multicarrier data transmission system
US7161515B2 (en) * 2004-11-04 2007-01-09 Tektronix, Inc. Calibration system and method for a linearity corrector using filter products
US7912884B2 (en) 2006-12-04 2011-03-22 Aloka Co., Ltd. Method and apparatus for implementing finite impulse response filters without the use of multipliers

Also Published As

Publication number Publication date
EP2097759A4 (en) 2013-04-03
US20080133625A1 (en) 2008-06-05
JP2010512124A (ja) 2010-04-15
WO2008070644A2 (en) 2008-06-12
CN101617235A (zh) 2009-12-30
US8452828B1 (en) 2013-05-28
EP2097759A2 (en) 2009-09-09
WO2008070644A3 (en) 2008-10-09
CN101617235B (zh) 2013-07-10
US7912884B2 (en) 2011-03-22

Similar Documents

Publication Publication Date Title
JP2010512124A (ja) 乗算器を利用しない有限インパルス応答フィルタを実装する方法および装置
Sudhashree et al. Analysis of low complexity memory footprint reduction for delay and area efficient realization of 2D FIR filters
US6163788A (en) Programmable finite impulse response processor with scalable dynamic data range
EP0372350B1 (en) Programmable digital filter
Rosado-Muñoz et al. FPGA implementation of an adaptive filter robust to impulsive noise: two approaches
US4947363A (en) Pipelined processor for implementing the least-mean-squares algorithm
US7046723B2 (en) Digital filter and method for performing a multiplication based on a look-up table
Shinde Optimizing Parallel FIR Filter Architecture for Time-Sensitive Applications: A Design Approach for High-Throughput and Area Efficiency.
Das et al. Hardware implementation of parallel FIR filter using modified distributed arithmetic
Mehendale et al. DA-based circuits for inner-product computation
Trinder Hardware-software configuration for high performance digital filtering in real-time
Eshtawie et al. On-line DA-LUT architecture for high-speed high-order digital FIR filters
EP0872955A2 (en) Look-ahead LMS technique
Shanthi et al. HIGH SPEED AND AREA EFFICIENT FPGA IMPLEMENTATION OF FIR FILTER USING DISTRIBUTED ARITHMETIC.
JP2001339279A (ja) フィルタ回路
Meher Low-latency hardware-efficient memory-based design for large-order FIR digital filters
Patki et al. Low complexity, low latency resampling of asynchronously sampled signals
Mankar et al. Design and Verification of low power DA-Adaptive digital FIR filter
Sreesh et al. Performance analysis of fixed point FIR filter architectures
Gangadharaiah et al. FPGA implementation of efficient VLSI architecture of DLMS adaptive filter algorithm
Baghel et al. Low power and less complex implementation of fast block LMS adaptive filter using distributed arithmetic
CN115694426A (zh) 低功率有限脉冲响应滤波器
Sousa Bidirectional systolic arrays for digital recursive filters
Chodoker et al. Multiple Constant Multiplication Technique for Configurable Finite Impulse Response Filter Design
Tsunekawa et al. High‐performance VLSI architecture of multiplierless LMS adaptive filters using distributed arithmetic

Legal Events

Date Code Title Description
A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20100830

A621 Written request for application examination

Free format text: JAPANESE INTERMEDIATE CODE: A621

Effective date: 20100830

A131 Notification of reasons for refusal

Free format text: JAPANESE INTERMEDIATE CODE: A131

Effective date: 20120710

A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20120828

TRDD Decision of grant or rejection written
A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

Effective date: 20121002

A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

A61 First payment of annual fees (during grant procedure)

Free format text: JAPANESE INTERMEDIATE CODE: A61

Effective date: 20121004

R150 Certificate of patent or registration of utility model

Ref document number: 5108022

Country of ref document: JP

Free format text: JAPANESE INTERMEDIATE CODE: R150

Free format text: JAPANESE INTERMEDIATE CODE: R150

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20151012

Year of fee payment: 3

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

S111 Request for change of ownership or part of ownership

Free format text: JAPANESE INTERMEDIATE CODE: R313111

R350 Written notification of registration of transfer

Free format text: JAPANESE INTERMEDIATE CODE: R350

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

S111 Request for change of ownership or part of ownership

Free format text: JAPANESE INTERMEDIATE CODE: R313111

R350 Written notification of registration of transfer

Free format text: JAPANESE INTERMEDIATE CODE: R350

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

S111 Request for change of ownership or part of ownership

Free format text: JAPANESE INTERMEDIATE CODE: R313111

R350 Written notification of registration of transfer

Free format text: JAPANESE INTERMEDIATE CODE: R350

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250