JP4921510B2 - Burst optical receiver - Google Patents

Burst optical receiver Download PDF

Info

Publication number
JP4921510B2
JP4921510B2 JP2009095185A JP2009095185A JP4921510B2 JP 4921510 B2 JP4921510 B2 JP 4921510B2 JP 2009095185 A JP2009095185 A JP 2009095185A JP 2009095185 A JP2009095185 A JP 2009095185A JP 4921510 B2 JP4921510 B2 JP 4921510B2
Authority
JP
Japan
Prior art keywords
signal
circuit
burst
burst optical
light receiving
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active
Application number
JP2009095185A
Other languages
Japanese (ja)
Other versions
JP2010246041A (en
Inventor
浩司 北原
誠 中村
武志 黒崎
晋 西原
伊藤  猛
顕 岡田
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
NTT Electronics Corp
Nippon Telegraph and Telephone Corp
Original Assignee
NTT Electronics Corp
Nippon Telegraph and Telephone Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by NTT Electronics Corp, Nippon Telegraph and Telephone Corp filed Critical NTT Electronics Corp
Priority to JP2009095185A priority Critical patent/JP4921510B2/en
Publication of JP2010246041A publication Critical patent/JP2010246041A/en
Application granted granted Critical
Publication of JP4921510B2 publication Critical patent/JP4921510B2/en
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Landscapes

  • Optical Communication System (AREA)

Description

本発明は、バースト状の光信号を受信するバースト光受信装置に関する。   The present invention relates to a burst optical receiver that receives burst optical signals.

図1は、従来のバースト光受信装置を説明するブロック図である。従来のバースト光受信装置は、バースト光信号を受光し、電流信号I1を出力する受光素子11と、電流信号I1を電圧信号V6に変換する変換回路13と、電流信号I1を複製したモニタ信号I2を出力するカレントミラー回路12と、モニタ信号I2に基づき変換回路13の変換利得を制御信号V5で調整する制御回路14と、を備える(例えば、特許文献1を参照。)。制御回路14は、積分回路22と増幅回路24を有する。積分回路22は、モニタ信号I2を積分した積分信号V4を出力する。増幅回路24は、積分信号V4から制御信号V5を作り出す。また、制御回路14は、リセット端子15を持ち、バースト光信号Lのバースト区間が終了する度に制御信号V5をリセットするリセット動作を行う。   FIG. 1 is a block diagram illustrating a conventional burst optical receiver. A conventional burst light receiving apparatus receives a burst light signal and outputs a current signal I1, a light receiving element 11 that converts the current signal I1 into a voltage signal V6, and a monitor signal I2 that duplicates the current signal I1. And a control circuit 14 that adjusts the conversion gain of the conversion circuit 13 based on the monitor signal I2 using the control signal V5 (see, for example, Patent Document 1). The control circuit 14 includes an integration circuit 22 and an amplification circuit 24. The integration circuit 22 outputs an integration signal V4 obtained by integrating the monitor signal I2. The amplifier circuit 24 generates a control signal V5 from the integration signal V4. The control circuit 14 has a reset terminal 15 and performs a reset operation for resetting the control signal V5 every time the burst period of the burst optical signal L ends.

各バースト光送信装置との距離によりバースト光受信装置が受信するバースト光信号Lの光強度が変わる。従来のバースト光受信装置は、制御回路14がモニタ信号I2の大きさ、すなわちバースト光信号Lの光強度に基づいて変換回路13の変換利得を調整する。従来のバースト光受信装置は、光強度の大きいバースト光信号Lを受信した場合でも波形歪みを抑えることができる。   The optical intensity of the burst optical signal L received by the burst optical receiver varies depending on the distance from each burst optical transmitter. In the conventional burst light receiving apparatus, the control circuit 14 adjusts the conversion gain of the conversion circuit 13 based on the magnitude of the monitor signal I2, that is, the light intensity of the burst light signal L. A conventional burst light receiving apparatus can suppress waveform distortion even when a burst light signal L having a high light intensity is received.

特許3329302号Japanese Patent No. 3329302

図2は、従来のバースト光受信装置がバースト光信号Lを受信するとき、各構成要素が出力する信号波形を説明するタイミングチャートである。(L)はバースト光信号Lの波形、(1)は受光素子11が出力する電流信号I1の波形、(2)はカレントミラー回路12が出力するモニタ信号I2の波形、(4)は積分回路22が出力する積分信号V4の波形、(5)は制御回路14が出力する制御信号V5の波形である。受光素子11はバースト光信号Lを受信すると電流信号I1を出力する(図2(1))。カレントミラー回路12は電流信号I1を複製したモニタ信号I2を出力する(図2(2))。カレントミラー回路12の応答速度が遅いことから図2(2)のようにモニタ信号I2は電流信号I1に対して遅延することになる。   FIG. 2 is a timing chart for explaining signal waveforms output from the respective components when the conventional burst optical receiver receives the burst optical signal L. FIG. (L) is a waveform of the burst optical signal L, (1) is a waveform of the current signal I1 output from the light receiving element 11, (2) is a waveform of the monitor signal I2 output from the current mirror circuit 12, and (4) is an integration circuit. 22 shows the waveform of the integration signal V4 output, and (5) shows the waveform of the control signal V5 output by the control circuit 14. When the light receiving element 11 receives the burst light signal L, it outputs a current signal I1 (FIG. 2 (1)). The current mirror circuit 12 outputs a monitor signal I2 obtained by duplicating the current signal I1 ((2) in FIG. 2). Since the response speed of the current mirror circuit 12 is slow, the monitor signal I2 is delayed with respect to the current signal I1 as shown in FIG.

積分回路22にはモニタ信号I2が入力されるため、積分信号V4も遅延し(図2(4))、増幅回路24には積分信号V4が入力されるため、制御信号V5も遅延する(図2(5))。バースト光信号Lが低速の場合は制御信号V5の遅延の影響は少ないが、バースト光信号が高速になると制御信号V5の遅延の影響が大きくなる。   Since the integration signal 22 is input to the integration circuit 22, the integration signal V4 is also delayed (FIG. 2 (4)), and since the integration signal V4 is input to the amplification circuit 24, the control signal V5 is also delayed (FIG. 2). 2 (5)). When the burst optical signal L is low speed, the influence of the delay of the control signal V5 is small, but when the burst optical signal is high speed, the influence of the delay of the control signal V5 becomes large.

図3は、バースト区間が100μsecで光強度−6dBmのバースト光信号の直後に光強度−26dBmのバースト光信号を受信したときの従来のバースト光受信装置の出力応答を説明する図である。(a)は光強度−6dBmのバースト光信号の先頭時の出力応答を説明する図であり、(b)は光強度−26dBmのバースト光信号の先頭時の出力応答を説明する図である。出力が安定するまで、光強度−6dBmのバースト光信号では1000nsecかかり、光強度−26dBmのバースト光信号では1400nsecかかっている。   FIG. 3 is a diagram for explaining an output response of a conventional burst light receiving apparatus when a burst optical signal having a light intensity of −26 dBm is received immediately after a burst optical signal having a light intensity of −6 dBm with a burst period of 100 μsec. (A) is a figure explaining the output response at the time of the head of a burst optical signal with light intensity -6dBm, (b) is a figure explaining the output response at the time of the burst optical signal of light intensity -26dBm. It takes 1000 nsec for a burst optical signal with a light intensity of −6 dBm and 1400 nsec for a burst optical signal with a light intensity of −26 dBm until the output is stabilized.

このように、従来のバースト光受信装置は、例えば10G−EPON(IEEE802.3av)などの高速バースト光信号を使用する光伝送システムへの適用が困難という課題があった。そこで、本発明は、変換回路の変換利得調整の応答性を向上させ、高速のバースト光信号を受信できるバースト光受信装置を提供することを目的とする。   Thus, the conventional burst optical receiver has a problem that it is difficult to apply to an optical transmission system that uses a high-speed burst optical signal such as 10G-EPON (IEEE 802.3av). SUMMARY OF THE INVENTION An object of the present invention is to provide a burst optical receiver that can improve the response of the conversion gain adjustment of the conversion circuit and receive a high-speed burst optical signal.

上記目的を達成するために、本発明に係るバースト光受信装置は、受光素子からの電流信号を微分した微分信号を利用することとした。   In order to achieve the above object, the burst light receiving apparatus according to the present invention uses a differential signal obtained by differentiating the current signal from the light receiving element.

具体的には、本発明に係るバースト光受信装置は、バースト光信号を受光し、電流信号を出力する受光素子と、前記受光素子の電流信号を電圧信号に変換する変換回路と、前記受光素子の電流信号を複製したモニタ信号を出力するカレントミラー回路と、前記受光素子の電流信号を微分した微分信号を出力する微分回路と、前記カレントミラー回路が出力するモニタ信号及び前記微分回路が出力する微分信号に基づき、前記変換回路の変換利得を調整する制御回路と、を備える。   Specifically, the burst light receiving apparatus according to the present invention includes a light receiving element that receives a burst light signal and outputs a current signal, a conversion circuit that converts the current signal of the light receiving element into a voltage signal, and the light receiving element. Current mirror circuit that outputs a monitor signal that is a duplicate of the current signal, a differential circuit that outputs a differential signal obtained by differentiating the current signal of the light receiving element, a monitor signal that is output from the current mirror circuit, and the differential circuit that is output And a control circuit for adjusting the conversion gain of the conversion circuit based on the differential signal.

本バースト光受信装置は、モニタ信号と微分信号とを利用し、変換回路の変換利得の調整を行っている。バースト光信号の強度が変わったとき、すなわち、バースト区間の先頭では、微分信号が大きくなり応答の遅いモニタ信号を補填することができる。従って、本発明は、変換回路の変換利得調整の応答性を向上させ、高速のバースト光信号を受信できるバースト光受信装置を提供することができる。   The burst light receiving apparatus adjusts the conversion gain of the conversion circuit using the monitor signal and the differential signal. When the intensity of the burst optical signal changes, that is, at the beginning of the burst section, the differential signal becomes large and a monitor signal with a slow response can be compensated. Therefore, the present invention can provide a burst optical receiver that can improve the response of the conversion gain adjustment of the conversion circuit and receive a high-speed burst optical signal.

本発明に係るバースト光受信装置の前記制御回路は、前記カレントミラー回路からのモニタ信号を積分する積分回路と、前記積分回路の出力と前記微分回路からの微分信号とを加算する加算回路と、を有していることが好ましい。積分回路の後段で微分信号を加算するため、応答性を向上させることができる。   The control circuit of the burst light receiving device according to the present invention includes an integration circuit that integrates a monitor signal from the current mirror circuit, an addition circuit that adds an output of the integration circuit and a differential signal from the differentiation circuit, It is preferable to have. Since the differential signal is added after the integration circuit, the response can be improved.

本発明は、変換回路の変換利得調整の応答性を向上させ、高速のバースト光信号を受信できるバースト光受信装置を提供することができる。   The present invention can provide a burst optical receiver capable of improving the response of the conversion gain adjustment of the conversion circuit and receiving a high-speed burst optical signal.

従来のバースト光受信装置を説明するブロック図である。It is a block diagram explaining the conventional burst optical receiver. 従来のバースト光受信装置の動作を説明するタイミングチャートである。It is a timing chart explaining operation | movement of the conventional burst optical receiver. 従来のバースト光受信装置の出力応答を説明する図である。It is a figure explaining the output response of the conventional burst optical receiver. 本発明に係るバースト光受信装置を説明するブロック図である。It is a block diagram explaining the burst optical receiver which concerns on this invention. 本発明に係るバースト光受信装置の動作を説明するタイミングチャートである。6 is a timing chart for explaining the operation of the burst optical receiver according to the present invention. 本発明に係るバースト光受信装置の出力応答を説明する図である。It is a figure explaining the output response of the burst optical receiver which concerns on this invention.

以下、具体的に実施形態を示して本発明を詳細に説明するが、本願の発明は以下の記載に限定して解釈されない。なお、本明細書及び図面において符号が同じ構成要素は、相互に同一のものを示すものとする。   Hereinafter, the present invention will be described in detail with specific embodiments, but the present invention is not construed as being limited to the following description. In the present specification and drawings, the same reference numerals denote the same components.

図4は、本実施形態のバースト光受信装置を説明するブロック図である。本バースト光受信装置は、バースト光信号Lを受光し、電流信号I1を出力する受光素子11と、受光素子11の電流信号I1を電圧信号V6に変換する変換回路13と、受光素子11の電流信号I1を複製したモニタ信号I2を出力するカレントミラー回路12と、受光素子11の電流信号I1を微分した微分信号V3を出力する微分回路21と、カレントミラー回路12が出力するモニタ信号I2及び微分回路21が出力する微分信号V3に基づき、変換回路13の変換利得を調整する制御回路14と、を備える。   FIG. 4 is a block diagram for explaining the burst optical receiver of this embodiment. The burst light receiving device receives a burst light signal L and outputs a current signal I1, a conversion circuit 13 that converts a current signal I1 of the light receiving element 11 into a voltage signal V6, and a current of the light receiving element 11. A current mirror circuit 12 that outputs a monitor signal I2 that is a duplicate of the signal I1, a differential circuit 21 that outputs a differential signal V3 obtained by differentiating the current signal I1 of the light receiving element 11, a monitor signal I2 and a differential that the current mirror circuit 12 outputs And a control circuit 14 that adjusts the conversion gain of the conversion circuit 13 based on the differential signal V3 output from the circuit 21.

受光素子11は、例えば、フォトダイオード(PD)である。カレントミラー回路12は、電流信号I1を複製したモニタ信号I2を出力する。変換回路13は、電流を電圧に変換する回路であり、例えば、トランスインピーダンスアンプ(TIA)である。微分回路21は、電流信号I1を微分した微分信号V3を出力する。   The light receiving element 11 is, for example, a photodiode (PD). The current mirror circuit 12 outputs a monitor signal I2 obtained by copying the current signal I1. The conversion circuit 13 is a circuit that converts current into voltage, and is, for example, a transimpedance amplifier (TIA). The differentiation circuit 21 outputs a differential signal V3 obtained by differentiating the current signal I1.

制御回路14は、積分回路22、加算回路23及び増幅回路24を有する。積分回路22は、モニタ信号I2を積分した積分信号V4を出力する。加算回路23は微分回路21からの微分信号V3と積分回路22からの積分信号V4とを加算する。増幅回路24は、加算回路23の出力から制御信号V5を作り出す。   The control circuit 14 includes an integration circuit 22, an addition circuit 23, and an amplification circuit 24. The integration circuit 22 outputs an integration signal V4 obtained by integrating the monitor signal I2. The adding circuit 23 adds the differential signal V3 from the differentiating circuit 21 and the integrated signal V4 from the integrating circuit 22. The amplifier circuit 24 generates a control signal V5 from the output of the adder circuit 23.

図1及び図2で説明したように、制御回路14は、加算回路23の出力のうち積分信号V4の成分で変換回路13の変換利得を調整して電圧信号V6の波形歪みを抑えることができる。次に、微分信号V3を積分信号V4に加算することで制御信号V5の遅延を低減できることを図5を用いて説明する。   As described with reference to FIGS. 1 and 2, the control circuit 14 can suppress the waveform distortion of the voltage signal V6 by adjusting the conversion gain of the conversion circuit 13 with the component of the integration signal V4 in the output of the addition circuit 23. . Next, it will be described with reference to FIG. 5 that the delay of the control signal V5 can be reduced by adding the differential signal V3 to the integral signal V4.

図5は、本実施形態のバースト光受信装置がバースト光信号を受信するとき、各構成要素が出力する信号波形を説明するタイミングチャートである。(L)はバースト光信号Lの波形、(1)は受光素子11が出力する電流信号I1の波形、(2)はカレントミラー回路12が出力するモニタ信号I2の波形、(3)は微分回路21が出力する微分信号V3の波形、(4)は積分回路22が出力する積分信号V4の波形、(5)は制御回路14が出力する制御信号V5の波形である。受光素子11はバースト光信号Lを受信すると図2で説明したような電流信号I1(図5(1))及びモニタ信号I2(図5(2))が生成される。微分回路21は、電流信号I1を微分して微分信号V3を出力する(図5(3))。積分回路22はモニタ電流I2を積分して積分信号V4を出力する(図5(4))。   FIG. 5 is a timing chart for explaining signal waveforms output from the respective components when the burst optical receiver of the present embodiment receives a burst optical signal. (L) is the waveform of the burst optical signal L, (1) is the waveform of the current signal I1 output from the light receiving element 11, (2) is the waveform of the monitor signal I2 output from the current mirror circuit 12, and (3) is the differentiation circuit. 21 is a waveform of the differential signal V3 output from the control circuit 21, (4) is a waveform of the integration signal V4 output from the integration circuit 22, and (5) is a waveform of the control signal V5 output from the control circuit 14. When the light receiving element 11 receives the burst light signal L, the current signal I1 (FIG. 5 (1)) and the monitor signal I2 (FIG. 5 (2)) as described in FIG. 2 are generated. The differentiating circuit 21 differentiates the current signal I1 and outputs a differentiated signal V3 (FIG. 5 (3)). The integration circuit 22 integrates the monitor current I2 and outputs an integration signal V4 (FIG. 5 (4)).

図2で説明したように積分信号V4は電流信号I1に比べて遅延している。そこで、加算回路23で積分信号V4に微分信号V3を加算することで、積分信号V4の遅延分を補填できる。このため、本実施形態のバースト光受信装置は、図1のバースト光受信装置に比べて制御信号V5の遅延を短くすることができる。図5(5)のような制御信号V5を使用して変換回路13の変換利得を調整するため、本実施形態のバースト光受信装置は、バースト光信号Lの強度変化に追従して変換回路13の変換利得を調整することができる。   As described with reference to FIG. 2, the integration signal V4 is delayed compared to the current signal I1. Therefore, by adding the differential signal V3 to the integration signal V4 by the addition circuit 23, the delay of the integration signal V4 can be compensated. For this reason, the burst optical receiver of this embodiment can shorten the delay of the control signal V5 compared to the burst optical receiver of FIG. In order to adjust the conversion gain of the conversion circuit 13 using the control signal V5 as shown in FIG. 5 (5), the burst optical receiver of this embodiment follows the intensity change of the burst optical signal L and converts the conversion circuit 13. The conversion gain can be adjusted.

図6は、図3と同様にバースト区間が100μsecで光強度−6dBmのバースト光信号の直後に光強度−26dBmのバースト光信号を受信したときの本実施形態のバースト光受信装置の出力応答を説明する図である。(a)は光強度−6dBmのバースト光信号の先頭時の出力応答を説明する図であり、(b)は光強度−26dBmのバースト光信号の先頭時の出力応答を説明する図である。出力が安定するまで、光強度−6dBmのバースト光信号及び光強度−26dBmのバースト光信号の双方とも600nsecであり、従来のバースト光受信装置の安定時間より短くなっている。   FIG. 6 shows the output response of the burst light receiving apparatus of this embodiment when a burst optical signal having a light intensity of −26 dBm is received immediately after a burst optical signal having a light intensity of −6 dBm and the burst interval is 100 μsec, as in FIG. It is a figure explaining. (A) is a figure explaining the output response at the time of the head of a burst optical signal with light intensity -6dBm, (b) is a figure explaining the output response at the time of the burst optical signal of light intensity -26dBm. Until the output is stabilized, both the burst light signal with the light intensity of −6 dBm and the burst light signal with the light intensity of −26 dBm are 600 nsec, which is shorter than the stabilization time of the conventional burst light receiver.

また、本実施形態のバースト光受信装置は、バースト光信号Lに対する制御信号V5の応答性を向上させたため、リセット動作が不要である。このため、本実施形態のバースト光受信装置は、従来制御回路14に入力していたリセット信号を生成する回路も不要とすることができる。   In addition, since the burst optical receiver of this embodiment has improved the responsiveness of the control signal V5 to the burst optical signal L, no reset operation is required. For this reason, the burst optical receiver according to the present embodiment can eliminate the need for a circuit that generates a reset signal that has been input to the control circuit 14 in the past.

11:受光素子
12:カレントミラー回路
13:変換回路
14:制御回路
15:リセット端子
17:出力端子
21:微分回路
22:積分回路
23:加算回路
24:増幅回路
L:バースト光信号
I1:電流信号
I2:モニタ信号
V3:微分信号
V4:積分信号
V5:制御信号
V6:電圧信号
11: light receiving element 12: current mirror circuit 13: conversion circuit 14: control circuit 15: reset terminal 17: output terminal 21: differentiation circuit 22: integration circuit 23: addition circuit 24: amplification circuit L: burst optical signal I1: current signal I2: Monitor signal V3: Differential signal V4: Integration signal V5: Control signal V6: Voltage signal

Claims (2)

バースト光信号を受光し、電流信号を出力する受光素子と、
前記受光素子の電流信号を電圧信号に変換する変換回路と、
前記受光素子の電流信号を複製したモニタ信号を出力するカレントミラー回路と、
前記受光素子の電流信号を微分した微分信号を出力する微分回路と、
前記カレントミラー回路が出力するモニタ信号及び前記微分回路が出力する微分信号に基づき、前記変換回路の変換利得を調整する制御回路と、
を備えるバースト光受信装置。
A light receiving element that receives a burst optical signal and outputs a current signal;
A conversion circuit that converts a current signal of the light receiving element into a voltage signal;
A current mirror circuit that outputs a monitor signal obtained by duplicating the current signal of the light receiving element;
A differentiating circuit for outputting a differential signal obtained by differentiating the current signal of the light receiving element;
A control circuit for adjusting the conversion gain of the conversion circuit based on the monitor signal output by the current mirror circuit and the differential signal output by the differentiation circuit;
A burst optical receiver.
前記制御回路は、
前記カレントミラー回路からのモニタ信号を積分する積分回路と、
前記積分回路の出力と前記微分回路からの微分信号とを加算する加算回路と、
を有していることを特徴とする請求項1に記載のバースト光受信装置。
The control circuit includes:
An integrating circuit for integrating the monitor signal from the current mirror circuit;
An adding circuit for adding the output of the integrating circuit and the differential signal from the differentiating circuit;
The burst optical receiver according to claim 1, wherein
JP2009095185A 2009-04-09 2009-04-09 Burst optical receiver Active JP4921510B2 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP2009095185A JP4921510B2 (en) 2009-04-09 2009-04-09 Burst optical receiver

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP2009095185A JP4921510B2 (en) 2009-04-09 2009-04-09 Burst optical receiver

Publications (2)

Publication Number Publication Date
JP2010246041A JP2010246041A (en) 2010-10-28
JP4921510B2 true JP4921510B2 (en) 2012-04-25

Family

ID=43098532

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2009095185A Active JP4921510B2 (en) 2009-04-09 2009-04-09 Burst optical receiver

Country Status (1)

Country Link
JP (1) JP4921510B2 (en)

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2013104639A (en) 2011-11-16 2013-05-30 Toshiba Corp Air conditioning system and air conditioning control method for server room management

Family Cites Families (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH11355218A (en) * 1998-06-04 1999-12-24 Nippon Telegr & Teleph Corp <Ntt> Optical burst cell signal reception circuit
JP3329302B2 (en) * 1999-02-26 2002-09-30 日本電気株式会社 Automatic gain switching type burst optical receiver
JP4998478B2 (en) * 2007-02-16 2012-08-15 富士通オプティカルコンポーネンツ株式会社 Optical receiver

Also Published As

Publication number Publication date
JP2010246041A (en) 2010-10-28

Similar Documents

Publication Publication Date Title
US7809286B2 (en) Optical receiver for regeneration of optical signal
JP4870806B2 (en) Transimpedance amplifier
JP3502264B2 (en) Receiver
US8050573B2 (en) Optical burst receiver and method
US7525391B2 (en) Linear transimpedance amplifier with multiplexed gain stage
JP4261514B2 (en) Burst head detection circuit
US20070286609A1 (en) Bias circuit for Burst-Mode/TDM systems with power save feature
US20110129235A1 (en) Burst-mode optical signal receiver
US20120224868A1 (en) Optical receiver based on a decision feedback equalizer
US7548700B2 (en) Receiving apparatus and method thereof
EP3512126B1 (en) Signal processing apparatus, optical line terminal, and communication system
CN110785949B (en) Optical receiver
JP5161189B2 (en) Transimpedance amplifier
JP2007036329A (en) Amplifier circuit and transimpedance amplifier
JP4921510B2 (en) Burst optical receiver
KR20040084623A (en) Bust mode optical signal receiving apparatus
JP2016012856A (en) Optical receiving circuit, optical transceiver, and method for controlling cross point of reception output waveform
JP2009260715A (en) Cross-point detection circuit of receiving optical signal and optical receiving apparatus using the same
JP2002350791A (en) Light power equalizing device
JP2011090562A (en) Average value detection circuit and transimpedance amplifier
KR20110017514A (en) High-speed single-chip cmos optical receiver
JP3655789B2 (en) Optical burst transceiver circuit
WO2023109476A1 (en) Communication apparatus and method
JP4173688B2 (en) Optical module and optical communication system
Nogawa et al. A 10-Gb/s burst-mode limiting amplifier using a two-stage active feedback circuit

Legal Events

Date Code Title Description
A131 Notification of reasons for refusal

Free format text: JAPANESE INTERMEDIATE CODE: A131

Effective date: 20111011

TRDD Decision of grant or rejection written
A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

Effective date: 20120117

A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

A61 First payment of annual fees (during grant procedure)

Free format text: JAPANESE INTERMEDIATE CODE: A61

Effective date: 20120202

R150 Certificate of patent or registration of utility model

Ref document number: 4921510

Country of ref document: JP

Free format text: JAPANESE INTERMEDIATE CODE: R150

Free format text: JAPANESE INTERMEDIATE CODE: R150

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20150210

Year of fee payment: 3

S531 Written request for registration of change of domicile

Free format text: JAPANESE INTERMEDIATE CODE: R313531

R350 Written notification of registration of transfer

Free format text: JAPANESE INTERMEDIATE CODE: R350

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

S111 Request for change of ownership or part of ownership

Free format text: JAPANESE INTERMEDIATE CODE: R313117

R350 Written notification of registration of transfer

Free format text: JAPANESE INTERMEDIATE CODE: R350