JP4899563B2 - Power control circuit - Google Patents

Power control circuit Download PDF

Info

Publication number
JP4899563B2
JP4899563B2 JP2006080399A JP2006080399A JP4899563B2 JP 4899563 B2 JP4899563 B2 JP 4899563B2 JP 2006080399 A JP2006080399 A JP 2006080399A JP 2006080399 A JP2006080399 A JP 2006080399A JP 4899563 B2 JP4899563 B2 JP 4899563B2
Authority
JP
Japan
Prior art keywords
power supply
voltage
circuit
information
delay
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
JP2006080399A
Other languages
Japanese (ja)
Other versions
JP2007259582A (en
Inventor
行雄 小宮
秀介 本居
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Fujitsu Ltd
Original Assignee
Fujitsu Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Fujitsu Ltd filed Critical Fujitsu Ltd
Priority to JP2006080399A priority Critical patent/JP4899563B2/en
Publication of JP2007259582A publication Critical patent/JP2007259582A/en
Application granted granted Critical
Publication of JP4899563B2 publication Critical patent/JP4899563B2/en
Expired - Fee Related legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/0001—Technical content checked by a classifier
    • H01L2924/0002—Not covered by any one of groups H01L24/00, H01L24/00 and H01L2224/00

Landscapes

  • Semiconductor Integrated Circuits (AREA)
  • Direct Current Feeding And Distribution (AREA)

Description

本発明は、複数の電圧の電源を所定の順番で回路に供給する電源制御回路に関するものである。   The present invention relates to a power supply control circuit that supplies power of a plurality of voltages to a circuit in a predetermined order.

従来、集積回路に供給する電圧は低電圧化され、しかも、当該集積回路中の例えばコア電源、メモリインタフェース電源、汎用インタフェース電源などの複数の電圧の電源を所定の順番で遅延させて順次供給する必要があり、個別に電源制御回路を外付けにしてこれら複数の電圧の電源を遅延させて供給していた。   Conventionally, the voltage supplied to an integrated circuit has been lowered, and power supplies of a plurality of voltages such as a core power supply, a memory interface power supply, and a general-purpose interface power supply in the integrated circuit are sequentially supplied with a delay in a predetermined order. It is necessary to supply power of these plural voltages with delay by individually attaching a power control circuit.

また、第２の電圧の電源が印加された時に第１の電圧の電源が印加されたよりも後の時点まで遅延させて印加する技術がある（特許文献１）。
特開平０１−２２０４７０号公報 In addition, there is a technique in which when a second voltage power source is applied, it is applied with a delay until a later time point than when a first voltage power source is applied (Patent Document 1).
Japanese Patent Laid-Open No. 01-220470

上述した従来の前者の技術では、集積回路に要求される複数の電圧を要求される順番に遅延させて供給する回路を個別に設計・製造する作業が必要になってしまうと共に、多数の集積回路を１枚のプリント基板に搭載した場合に、いずれかの電圧の電源の供給順番が違っていて正常に動作しないのかのチェックが大変であるという問題があった。   In the former former technique described above, it is necessary to individually design and manufacture a circuit that supplies a plurality of voltages required for an integrated circuit with a delay in the required order, and a large number of integrated circuits. Is mounted on a single printed circuit board, there is a problem in that it is difficult to check whether the power supply order of any voltage is different and does not operate normally.

また、上述した従来の後者の技術では、第２の電圧の電源が印加された時に第１の電圧の電源が印加された時よりも後の時点まで遅延させて印加させるものであり、複数の電圧の電源、例えば３Ｖと５Ｖの電源について、集積回路中の１つの回路には、３Ｖ、５Ｖの順番，他の回路には、５Ｖ，３Ｖの順番で供給する必要があるときに、それぞれ個別に電源の遅延回路を設計する手間が必要になると共に、集積回路中の多数の回路のうち、いずれかの電圧の電源の供給順番が違っていて正常に動作しないのかのチェックが大変であるという問題があった。   Further, in the above-described conventional latter technique, when the second voltage power source is applied, the second voltage power source is applied with a delay until a later time point than when the first voltage power source is applied. For voltage power supplies, for example, 3V and 5V power supplies, when one circuit in an integrated circuit needs to be supplied in the order of 3V, 5V, and the other circuit in the order of 5V, 3V, each individually In addition, it is necessary to design a delay circuit for the power supply, and it is difficult to check whether the power supply sequence of one of the many circuits in the integrated circuit is different and does not operate normally. There was a problem.

本発明は、これらの問題を解決するため、記憶部を持つ電源監視・遅延回路を設け、回路に供給する複数の電源の電圧情報および遅延情報を記憶部に書き込ん設定し、記憶部に設定された電圧情報および遅延情報に従い電源監視・遅延回路が所定の複数の電圧の電源を所定の順番で遅延させて回路に供給するようにしている。   In order to solve these problems, the present invention provides a power supply monitoring / delay circuit having a storage unit, sets voltage information and delay information of a plurality of power supplies supplied to the circuit to the storage unit, and is set in the storage unit. In accordance with the voltage information and delay information, the power supply monitoring / delay circuit delays the power supplies of a predetermined plurality of voltages in a predetermined order and supplies them to the circuit.

本発明は、記憶部を持つ電源監視・遅延回路を設け、回路に供給する複数の電源の電圧情報および遅延情報を記憶部に書き込ん設定し、記憶部に設定された電圧情報および遅延情報に従い電源監視・遅延回路が所定の複数の電圧の電源を所定の順番で遅延させて回路に供給することにより、電圧情報および遅延情報を記憶部に設定するのみで、所定の電圧を選択して所定の順番で簡易かつ確実に電源供給先の回路に供給すると共に、記憶部に設定した電圧情報および遅延情報をもとに簡易に回路に供給する電圧の種類および遅延時間などをチェックすることが可能となる。   The present invention provides a power monitoring / delay circuit having a storage unit, sets voltage information and delay information of a plurality of power supplies supplied to the circuit to the storage unit, and supplies power according to the voltage information and delay information set in the storage unit The monitoring / delay circuit delays the power supplies of a plurality of predetermined voltages in a predetermined order and supplies them to the circuit, so that only the voltage information and the delay information are set in the storage unit, the predetermined voltage is selected and the predetermined voltage is selected. It is possible to easily and surely supply the power supply destination circuit in order, and easily check the type and delay time of the voltage supplied to the circuit based on the voltage information and delay information set in the storage unit. Become.

本発明は、記憶部を持つ電源監視・遅延回路を設け、回路に供給する複数の電源の電圧情報および遅延情報を記憶部に書き込ん設定し、記憶部に設定された電圧情報および遅延情報に従い電源監視・遅延回路が所定の複数の電圧の電源を所定の順番で遅延させて回路に供給することを実現した。   The present invention provides a power monitoring / delay circuit having a storage unit, sets voltage information and delay information of a plurality of power supplies supplied to the circuit to the storage unit, and supplies power according to the voltage information and delay information set in the storage unit The monitoring / delay circuit delays the power supplies of a plurality of predetermined voltages in a predetermined order and supplies them to the circuit.

図１は、本発明の電源制御回路例を示す。
図１において、パッケージ１は、基板上に複数の回路（ここでは、電源制御回路２、集積回路６など）を搭載して封止したものである。 FIG. 1 shows an example of a power supply control circuit of the present invention.
In FIG. 1, a package 1 is a package in which a plurality of circuits (here, a power supply control circuit 2, an integrated circuit 6 and the like) are mounted and sealed on a substrate.

電源制御回路２は、本発明に係るものであって、複数の電圧の電源を集積回路６に所定の順番で供給するものであり、ここでは、レジスタ３、電源監視・遅延回路４、スイッチ５などから構成されるものである。   The power supply control circuit 2 is according to the present invention and supplies power of a plurality of voltages to the integrated circuit 6 in a predetermined order. Here, the register 3, the power supply monitoring / delay circuit 4, and the switch 5 are provided. Etc.

レジスタ３は、記憶部であって一旦書き込むと電源を切断しても消去されないものであり、電源制御ピン１２を介して外部から電圧情報および遅延情報などを書き込んで記憶するものである（図２、図３参照）。尚、電源１１の投入に先立ちあるいは電源１１の投入の先頭で毎回、レジスタ３に外部から電圧情報および遅延情報などを書き込むようにしてもよい。   The register 3 is a storage unit, and once written, it is not erased even when the power is turned off. The register 3 writes and stores voltage information and delay information from the outside via the power control pin 12 (FIG. 2). FIG. 3). Note that voltage information, delay information, and the like may be written to the register 3 from the outside before the power supply 11 is turned on or every time the power supply 11 is turned on.

電源監視・遅延回路４は、レジスタ３に設定された電圧情報および遅延情報などに従い、供給された複数の電圧の電源１１のうちから、所定の電圧の電源を所定の時間遅延させて集積回路６に順次供給するものである（図２、図３参照）。   The power supply monitoring / delay circuit 4 delays a power supply of a predetermined voltage from a plurality of supplied power supplies 11 according to the voltage information and delay information set in the register 3 for a predetermined time. Are sequentially supplied (see FIGS. 2 and 3).

スイッチ５は、外部から供給された複数の電圧の電源１１のうちから所定のものを集積回路６に供給するスイッチ（ＦＥＴ）である。   The switch 5 is a switch (FET) that supplies a predetermined one of the plurality of voltage power supplies 11 supplied from the outside to the integrated circuit 6.

集積回路６は、複数の電圧の電源を所定の順番で供給する回路の例である。
電源１１は、外部から供給される複数の電圧の電源（ＶＣＣ１からＶＣＣｎのＮ個からなる電源群）である（図２参照）。 The integrated circuit 6 is an example of a circuit that supplies a plurality of voltage power supplies in a predetermined order.
The power source 11 is a plurality of voltage power sources (a group of N power sources VCC1 to VCCn) supplied from the outside (see FIG. 2).

電源制御ピン１２は、外部からレジスタ３に電圧情報および遅延情報などを設定したり、電源監視・遅延回路４に電源投入・切断を指示したりなどの電源を制御するための信号を入力および出力するためのピンである。   The power supply control pin 12 inputs and outputs a signal for controlling the power supply such as setting voltage information and delay information in the register 3 from the outside, and instructing the power supply monitoring / delay circuit 4 to turn on / off the power supply. It is a pin to do.

次に、図２のタイミング図を用いて図１の回路の動作を詳細に説明する。
図２は、本発明のタイミング図を示す。 Next, the operation of the circuit of FIG. 1 will be described in detail using the timing chart of FIG.
FIG. 2 shows a timing diagram of the present invention.

（ａ）ＶＣＣ１・・・ＶＣＣｎは、図１のパッケージ１の外部から供給される電源１１である。図１でパッケージ１の外部から電源１１として供給される複数の電圧の電源群ＶＣＣ１・・・ＶＣＣｎである。   (A) VCC1... VCCn is a power supply 11 supplied from the outside of the package 1 of FIG. In FIG. 1, a plurality of voltage power supply groups VCC1 to VCCn supplied as the power supply 11 from the outside of the package 1.

（ｂ）電源立ち上がりは、ＶＣＣ１・・・ＶＣＣｎの全ての電源の電圧が所定電圧になって立ち上がったことを検出した信号である。これは、図１の電源監視・遅延回路４が電源１１の全ての電圧（あるいはレジスタ３に設定された電圧情報で指定された全ての電圧）が立ち上がったを監視し、所定電圧になったことを検出したときにアクティブ（Ｈレベル）となる信号である。   (B) The power supply rise is a signal that detects that all the power supplies of VCC1... VCCn have risen to a predetermined voltage. This is because the power supply monitoring / delay circuit 4 in FIG. 1 monitors that all the voltages of the power supply 11 (or all the voltages specified by the voltage information set in the register 3) have risen to become a predetermined voltage. Is a signal that becomes active (H level).

（ｃ）ＶＣＣ１’、ＶＣＣｎ’は、（ｂ）で図１の電源監視・遅延回路４が電源１１の全ての電圧（レジスタ３に設定された電圧情報で指定された全ての電圧）が所定電圧になったことを検出した後、レジスタ３に設定された電圧情報および遅延情報に従い（図３参照）、設定されている時間だけ遅延した後にスイッチ５をＯＮ（導通状態）にし、当該電圧の電源を集積回路６に順次供給したものである。ここでは、ｔ１時間後にＶＣＣ１の電源を集積回路６に供給し、ｔｎ時間後にＶＣＣｎの電源を集積回路６に供給する。   (C) VCC1 ′ and VCCn ′ are the same as those in FIG. 1B in which all the voltages of the power supply 11 (all voltages specified by the voltage information set in the register 3) are supplied by the power supply monitoring / delay circuit 4 of FIG. In accordance with the voltage information and delay information set in the register 3 (see FIG. 3), the switch 5 is turned on (conductive state) after being delayed for the set time, and the power supply of the voltage Are sequentially supplied to the integrated circuit 6. Here, the power of VCC1 is supplied to the integrated circuit 6 after time t1, and the power of VCCn is supplied to the integrated circuit 6 after time tn.

以上のように、図１のレジスタ３に予め集積回路６に供給する電圧の種類の情報（電圧情報）および各電圧の供給する遅延情報を設定して記憶させ（起動時に毎回書き込んでもよい）、電源１１を供給したことが検出されると、レジスタ３から読み出した電圧情報および遅延情報に従い、遅延してスイッチ５を順次ＯＮ（導通状態）にして所定の電圧の電源を所定遅延させて順次集積回路６に供給することが可能となる。この際、図１の集積回路６の他に、図示しないが他の集積回路（２）６、集積回路（３）６・・・があり、これらにそれぞれ異なる電圧、異なる遅延で電源を順次供給する場合には、レジスタ３（記憶部）内にそれぞれの集積回路６、集積回路（２）６、集積回路（３）６・・・用の電圧情報および遅延情報をそれぞれ記憶させておき、これらに従い、任意の電圧を任意の時間遅延させてそれぞれに供給することが可能となる。   As described above, information on the type of voltage (voltage information) to be supplied to the integrated circuit 6 and delay information to be supplied for each voltage are set and stored in the register 3 in FIG. 1 in advance (may be written each time at startup). When it is detected that the power supply 11 is supplied, the switches 5 are sequentially turned on (conducting state) in accordance with the voltage information and delay information read from the register 3, and the power supply of a predetermined voltage is sequentially delayed and integrated. The circuit 6 can be supplied. In this case, in addition to the integrated circuit 6 of FIG. 1, there are other integrated circuits (2) 6, integrated circuits (3) 6,... Which are not shown, and sequentially supply power with different voltages and different delays. In this case, voltage information and delay information for each integrated circuit 6, integrated circuit (2) 6, integrated circuit (3) 6... Are stored in the register 3 (storage unit). Accordingly, an arbitrary voltage can be supplied to each of them with an arbitrary time delay.

図３は、本発明のレジスタ設定例を示す。これは、図１のレジスタ３にＶＣＣ１，ＶＣＣｎの情報（監視電源数、電圧情報、遅延情報）を設定して記憶させた例を示す。   FIG. 3 shows a register setting example of the present invention. This shows an example in which information (number of monitored power supplies, voltage information, delay information) of VCC1 and VCCn is set and stored in the register 3 of FIG.

図３の（ａ）は、レジスタの構成例を示す。ここは、２バイトのレジスタ３を２組設ける。   FIG. 3A shows a configuration example of the register. Here, two sets of 2-byte registers 3 are provided.

図３の（ｂ）は、レジスタ３に、監視電源数を設定した例を示す。ここでは、２組を設定している。   FIG. 3B shows an example in which the number of monitored power supplies is set in the register 3. Here, two sets are set.

図３の（ｃ）は、レジスタ３に設定したＶＣＣ１の情報（電圧情報および遅延情報）の例を示す。ここでは、図３の下段の（ｃ’）に示すように、
・先頭の６ビット（電圧情報）の値が５０であって、５０×０．１Ｖ＝５．０Ｖの電圧情報を表す。 FIG. 3C shows an example of information (voltage information and delay information) of VCC 1 set in the register 3. Here, as shown in (c ′) at the bottom of FIG.
The value of the first 6 bits (voltage information) is 50, and represents voltage information of 50 × 0.1V = 5.0V.

・続く１０ビット（遅延情報）の値が１６であって、１６×０．１＝１．６ｍｓの遅延情報を表す。     The subsequent 10 bits (delay information) has a value of 16 and represents delay information of 16 × 0.1 = 1.6 ms.

従って、既述した図２の（ｃ）のＶＣＣ１’は、電源立ち上がりの時点から１．６ｍｓ遅延させた後、５．０Ｖの電源を集積回路６のＶＣＣ１’端子に供給する。   Therefore, the VCC 1 ′ in FIG. 2C described above delays 1.6 ms from the time of the power supply rising, and then supplies the 5.0 V power supply to the VCC 1 ′ terminal of the integrated circuit 6.

図３の（ｄ）は、レジスタ３に設定したＶＣＣｎの情報（電圧情報および遅延情報）の例を示す。ここでは、
・先頭の６ビット（電圧情報）の値が３３であって、３３×０．１Ｖ＝３．３Ｖの電圧情報を表す。 FIG. 3D shows an example of VCCn information (voltage information and delay information) set in the register 3. here,
The value of the first 6 bits (voltage information) is 33, representing voltage information of 33 × 0.1V = 3.3V.

・続く１０ビット（遅延情報）の値が６４であって、６４×０．１＝６．４ｍｓの遅延情報を表す。     The subsequent 10 bits (delay information) has a value of 64 and represents delay information of 64 × 0.1 = 6.4 ms.

従って、既述した図２の（ｃ）のＶＣＣｎ’は、電源立ち上がりの時点から６．４ｍｓ遅延させた後、３．３Ｖの電源を集積回路６のＶＣＣｎ’端子に供給する。   Accordingly, the VCCn ′ of FIG. 2C described above delays 6.4 ms from the time of the power supply rising, and then supplies the 3.3V power supply to the VCCn ′ terminal of the integrated circuit 6.

以上のように、レジスタ３に電圧情報および遅延情報を、電源を供給する集積回路６毎に任意に設定することにより、当該任意に設定された電圧情報および遅延情報に従い、複数の電圧の電源１１中から指定された電圧の電源を指定された時間だけ遅延させて該当集積回路６に順次供給することが可能となる。   As described above, by arbitrarily setting the voltage information and delay information in the register 3 for each integrated circuit 6 that supplies power, the power supplies 11 having a plurality of voltages are set according to the arbitrarily set voltage information and delay information. It becomes possible to sequentially supply the power supply of the voltage designated from the inside to the corresponding integrated circuit 6 after being delayed by a designated time.

尚、上記実施例では、パッケージ１内に電源制御回路２を設けた（実装した）が、これに限られず、集積回路６の内部に電源制御回路２を設けたり、あるいはパッケージ１を複数実装したプリント基板上に電源制御回路２を設けたりしてもよい。更に、図１に図示のように、１つの集積回路６毎に電源制御回路２を１つ設けても良いし、複数の集積回路６毎に１つの電源制御回路２（当該制御回路２の内部には、設けた複数の集積回路５に相当する数のレジスタ３と，スイッチ５を設ける）を設けるようにしてもよい。   In the above embodiment, the power supply control circuit 2 is provided (mounted) in the package 1, but the present invention is not limited to this, and the power supply control circuit 2 is provided in the integrated circuit 6 or a plurality of packages 1 are mounted. The power supply control circuit 2 may be provided on the printed board. Further, as shown in FIG. 1, one power supply control circuit 2 may be provided for each integrated circuit 6, or one power supply control circuit 2 for each of the plurality of integrated circuits 6 (inside of the control circuit 2). The number of registers 3 and switches 5 corresponding to the plurality of integrated circuits 5 provided may be provided.

本発明は、記憶部を持つ電源監視・遅延回路を設け、回路に供給する複数の電源の電圧情報および遅延情報を記憶部に書き込ん設定し、記憶部に設定された電圧情報および遅延情報に従い電源監視・遅延回路が所定の複数の電圧の電源を所定の順番で遅延させて回路に供給する電源制御回路に関するものである。   The present invention provides a power monitoring / delay circuit having a storage unit, sets voltage information and delay information of a plurality of power supplies supplied to the circuit to the storage unit, and supplies power according to the voltage information and delay information set in the storage unit The present invention relates to a power supply control circuit in which a monitoring / delay circuit delays power supplies of a plurality of predetermined voltages in a predetermined order and supplies them to the circuit.

本発明の電源制御回路例である。It is an example of the power supply control circuit of this invention. 本発明のタイミング図である。FIG. 4 is a timing diagram of the present invention. 本発明のレジスタ設定例である。It is a register setting example of the present invention.

符号の説明Explanation of symbols

１：パッケージ
２：電源制御回路
３：レジスタ（記憶部）
４：電源監視・遅延回路
５：スイッチ
６：集積回路（回路）
１１：電源
１２：電源制御ピン 1: Package 2: Power supply control circuit 3: Register (storage unit)
4: Power supply monitoring / delay circuit 5: Switch 6: Integrated circuit (circuit)
11: Power supply 12: Power supply control pin

Claims (3)

電源を必要とする回路と同一ＬＳＩ基板上あるいは同一パッケージ内あるいは同一プリント基板上に設け、外部から供給された複数の電圧の電源を所定の順番で電源を必要とする回路に直接に引き込んで供給する電源制御回路において、
前記電源を必要とする回路に外部から引き込む複数の電圧の電圧情報および電圧の電源を引き込む遅延情報を記憶する記憶部と、
前記記憶部に記憶された電圧情報および遅延情報に従い、外部から供給された電圧群の中から前記電圧情報で指定された電圧の電源を、前記遅延情報で指定された時間だけ遅延させて引き込んで前記電源を必要とする回路に供給させる電源監視・遅延回路とを備え、
前記電源監視・遅延回路は、外部から供給された電圧群の全ての電圧あるいは前記電圧情報で指定された全ての電圧の供給を確認した後に、外部から供給された電圧群の中から前記電圧情報で指定された電圧の電源を、前記遅延情報で指定された時間だけ遅延させて前記電源を必要とする回路に直接に供給する
ことを特徴とする電源制御回路。 Provided on the same LSI substrate, in the same package or on the same printed circuit board as the circuit that requires power supply, and supplies multiple voltages supplied from outside directly to the circuit that requires power supply in a predetermined order In the power supply control circuit to
A storage unit that stores voltage information of a plurality of voltages drawn from the outside into a circuit that requires the power supply and delay information that draws the voltage power supply;
In accordance with the voltage information and delay information stored in the storage unit, the power supply of the voltage specified by the voltage information is drawn from the voltage group supplied from the outside with a delay specified by the delay information. A power supply monitoring / delay circuit for supplying power to a circuit requiring the power,
The power monitoring / delay circuit confirms the supply of all the voltages of the voltage group supplied from the outside or all the voltages specified by the voltage information, and then the voltage information from the voltage group supplied from the outside. The power supply control circuit , wherein the power supply having the voltage specified in (1) is delayed by a time specified by the delay information and directly supplied to a circuit that requires the power supply. 複数の回路に、前記複数の電圧の電源をそれぞれ供給することを特徴とする請求項１記載の電源制御回路。   The power supply control circuit according to claim 1, wherein the plurality of circuits are respectively supplied with power of the plurality of voltages. 電源を供給する回路毎に、前記電圧情報および前記遅延情報を前記記憶部に記憶させたことを特徴とする請求項１から請求項２のいずれかに記載の電源制御回路。 Each circuit for supplying power, power supply control circuit according to any one of claims 2 to claim 1, said voltage information and the delay information, characterized in that has been stored in the storage unit.
JP2006080399A 2006-03-23 2006-03-23 Power control circuit Expired - Fee Related JP4899563B2 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP2006080399A JP4899563B2 (en) 2006-03-23 2006-03-23 Power control circuit

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP2006080399A JP4899563B2 (en) 2006-03-23 2006-03-23 Power control circuit

Publications (2)

Publication Number Publication Date
JP2007259582A JP2007259582A (en) 2007-10-04
JP4899563B2 true JP4899563B2 (en) 2012-03-21

Family

ID=38633235

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2006080399A Expired - Fee Related JP4899563B2 (en) 2006-03-23 2006-03-23 Power control circuit

Country Status (1)

Country Link
JP (1) JP4899563B2 (en)

Families Citing this family (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP5228971B2 (en) * 2009-02-12 2013-07-03 ブラザー工業株式会社 Power circuit
JP5363879B2 (en) * 2009-06-03 2013-12-11 ルネサスエレクトロニクス株式会社 Driver circuit
JP2011081734A (en) * 2009-10-09 2011-04-21 Toshiba Tec Corp Power supply controller, electronic equipment, and power supply control program

Family Cites Families (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH0712364B2 (en) * 1986-07-18 1995-02-15 オリンパス光学工業株式会社 Surgical microscope
JPH0879970A (en) * 1994-09-05 1996-03-22 Canon Inc Power supply device
JP2002099330A (en) * 2000-09-22 2002-04-05 Aera Japan Ltd Flow controller
JP2002099332A (en) * 2000-09-22 2002-04-05 Kenwood Corp Multi-voltage power unit
JP3601479B2 (en) * 2001-06-27 2004-12-15 日本電気株式会社 Multi-output type power supply and control method thereof
JP4577021B2 (en) * 2005-01-20 2010-11-10 日本電気株式会社 Power-on sequence control device, method and program

Also Published As

Publication number Publication date
JP2007259582A (en) 2007-10-04

Similar Documents

Publication Publication Date Title
US8344988B2 (en) Signal output circuit, shift register, output signal generating method, display device driving circuit, and display device
JP2008071468A (en) Shift register and organic electroluminescence display
JP6205505B2 (en) Semiconductor device and control method thereof
JP2009157371A (en) Driving device for liquid crystal display and its driving method
JP2007243973A (en) Programming system and buffer circuit
CN111063308B (en) Display apparatus
JP2006251886A (en) Microcomputer
TWI614878B (en) Semiconductor device
CN108962333B (en) Semiconductor device including power gating circuit and method of repairing the same
JP4899563B2 (en) Power control circuit
JP2019160238A (en) Memory interface and memory system
TW201346910A (en) Latch circuit, nonvolatile memory device and integrated circuit
CN112131165A (en) Method and system for integrated circuit
JP4862023B2 (en) Voltage generation circuit and operation control method thereof
TWI498895B (en) A memory circuit and a voltage detection circuit
JP2013109747A (en) Power control for memory device
CN106598899B (en) Receiving circuit and electronic device including the same
CN111091771A (en) Gate drive circuit
TW201843683A (en) Semiconductor memory device and data setting method
WO2007138711A1 (en) Electronic device system having multi-power supply integrated circuit
CN110010166B (en) Semiconductor device with a plurality of semiconductor chips
JP2007171060A (en) Operating mode setting circuit, lsi having the operating mode setting circuit, and operating mode setting method
JP4510498B2 (en) Semiconductor integrated circuit
JP4668302B2 (en) Automatic addressing method for series circuits and automatic detection method for detecting the number of circuits connected in series
KR20170071828A (en) Semiconductor device and test system including the same

Legal Events

Date Code Title Description
A621 Written request for application examination

Free format text: JAPANESE INTERMEDIATE CODE: A621

Effective date: 20080806

A977 Report on retrieval

Free format text: JAPANESE INTERMEDIATE CODE: A971007

Effective date: 20100128

A131 Notification of reasons for refusal

Free format text: JAPANESE INTERMEDIATE CODE: A131

Effective date: 20100209

A521 Written amendment

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20100316

A131 Notification of reasons for refusal

Free format text: JAPANESE INTERMEDIATE CODE: A131

Effective date: 20101012

A521 Written amendment

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20101210

A02 Decision of refusal

Free format text: JAPANESE INTERMEDIATE CODE: A02

Effective date: 20110816

A521 Written amendment

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20111114

A911 Transfer of reconsideration by examiner before appeal (zenchi)

Free format text: JAPANESE INTERMEDIATE CODE: A911

Effective date: 20111121

TRDD Decision of grant or rejection written
A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

Effective date: 20111206

A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

A61 First payment of annual fees (during grant procedure)

Free format text: JAPANESE INTERMEDIATE CODE: A61

Effective date: 20111219

R150 Certificate of patent or registration of utility model

Free format text: JAPANESE INTERMEDIATE CODE: R150

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20150113

Year of fee payment: 3

LAPS Cancellation because of no payment of annual fees