JP4488073B2 - Electrical connection device - Google Patents

Electrical connection device Download PDF

Info

Publication number
JP4488073B2
JP4488073B2 JP2008031445A JP2008031445A JP4488073B2 JP 4488073 B2 JP4488073 B2 JP 4488073B2 JP 2008031445 A JP2008031445 A JP 2008031445A JP 2008031445 A JP2008031445 A JP 2008031445A JP 4488073 B2 JP4488073 B2 JP 4488073B2
Authority
JP
Japan
Prior art keywords
electrode pad
width
wiring
routing
pad portions
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active
Application number
JP2008031445A
Other languages
Japanese (ja)
Other versions
JP2009194058A (en
Inventor
匠 下地
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Sumitomo Metal Mining Co Ltd
Original Assignee
Sumitomo Metal Mining Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Sumitomo Metal Mining Co Ltd filed Critical Sumitomo Metal Mining Co Ltd
Priority to JP2008031445A priority Critical patent/JP4488073B2/en
Publication of JP2009194058A publication Critical patent/JP2009194058A/en
Application granted granted Critical
Publication of JP4488073B2 publication Critical patent/JP4488073B2/en
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Description

本発明は、電気接続装置、特に半導体パッケージを組み込んだCOF配線基板と薄型モニター用パネル基板との接続等に好適に用いられ得る電気接続装置に関する。   The present invention relates to an electrical connection device, and more particularly to an electrical connection device that can be suitably used for connection between a COF wiring board incorporating a semiconductor package and a thin monitor panel board.

薄型テレビに代表される薄型パネルは、パネルの大型化、高画質化と共に近年の価格競争によりコストダウンが強く要求されている。このため、パネルに実装されるドライバICは出力信号数の増加、高密度化によるICチップの小型化が進んでいる。このような背景から、ICチップをパネルに実装する際に使用されるCOF(Chip On Film)配線基板の配線も微細化、高精度化が強く要求されている。COF配線基板はICチップとパネルを接続するフィルム状の配線基板であり、ICチップは先ずCOF配線基板上に実装される。その後ICチップの搭載されたCOF配線基板がパネルに実装される。   Thin panels typified by flat-screen televisions are strongly required to reduce costs due to recent price competition as well as larger panels and higher image quality. For this reason, driver ICs mounted on a panel are becoming smaller in size due to an increase in the number of output signals and an increase in density. Against this background, the wiring of a COF (Chip On Film) wiring board used when mounting an IC chip on a panel is also strongly required to be miniaturized and highly accurate. The COF wiring board is a film-like wiring board that connects the IC chip and the panel, and the IC chip is first mounted on the COF wiring board. Thereafter, the COF wiring board on which the IC chip is mounted is mounted on the panel.

一般にこのようなCOF配線基板用の配線材料は、ポリイミドフィルム上に形成された銅箔をエッチングして配線パターンを形成する所謂サブトラクティブ工法や、ポリイミドフィルムにスパッタリング法等によってメタライズ層を形成し、その上にフォトレジストパターンを形成して、レジストパターンの開口部をめっきによって充填することで配線パターンを得るセミアディティブ工法などによって製造される。
これらの工法により製造されるCOF配線基板には、図3に示すように、ICチップに接続されるインナーリードと、基板の一端面に平行に並べられパネル基板に接続されるアウターリードと、配線の断線及び短絡チェックや搭載したICチップの動作テストをする為のテストパッドが形成される。
In general, such a wiring material for a COF wiring board is formed by forming a metallized layer by a so-called subtractive method of forming a wiring pattern by etching a copper foil formed on a polyimide film, a sputtering method or the like on a polyimide film, It is manufactured by a semi-additive method or the like in which a photoresist pattern is formed thereon and a wiring pattern is obtained by filling the opening of the resist pattern by plating.
As shown in FIG. 3, the COF wiring board manufactured by these methods includes inner leads connected to the IC chip, outer leads arranged in parallel to one end surface of the board and connected to the panel board, wiring A test pad is formed to check the disconnection and short circuit and to perform an operation test of the mounted IC chip.

このようなCOF配線基板は、インナーリードとICチップの電極を接合した後、ICチップ及び接合部を保護するための樹脂封止を行い、その後、ICチップの動作テストをして、金型打ち抜き等により不要部分が切断除去される。その後、アウターリードとパネル基板の電極を位置あわせし、ACF(Anisotropic Conductive Film:異方性導電接着フィルム)を用いて熱圧着することにより、アウターリードとパネル基板との電気的接続と接着を同時に行う。   In such a COF wiring board, the inner lead and the electrode of the IC chip are joined, and then the resin sealing for protecting the IC chip and the joint is performed, and then the operation test of the IC chip is performed and the die punching is performed. Unnecessary portions are cut and removed by, for example. After that, by aligning the outer lead and the electrode of the panel substrate and thermocompression bonding using an ACF (Anisotropic Conductive Film), the electrical connection and adhesion between the outer lead and the panel substrate are simultaneously performed. Do.

従来のCOF配線基板は、パネル基板と接続するためのアウターリードが平行に配列されており、ACFによる電気的接続を確実に行い、且つ隣接する電極やアウターリードを短絡させないためには、アウターリードの配線幅は15μm以上、アウターリード間のスペースは少なくとも20〜25μmは必要とされていた。
このため、アウターリードを配列させるための領域を確保させなければならず、COF配線基板の小型化の制約となっていた。特に近年のICチップの出力信号数の増加は、アウターリードの本数を増加させることとなり、COF配線基板の小型化、及び基板面積の低減によるコスト低減をより難しくさせていた。
In the conventional COF wiring board, the outer leads for connecting to the panel substrate are arranged in parallel, and in order to ensure electrical connection by ACF and not to short-circuit adjacent electrodes and outer leads, the outer leads The wiring width is 15 μm or more, and the space between the outer leads is required to be at least 20 to 25 μm.
For this reason, it is necessary to secure an area for arranging the outer leads, which is a limitation of downsizing the COF wiring board. In particular, the increase in the number of output signals of the IC chip in recent years has increased the number of outer leads, making it more difficult to reduce the cost by downsizing the COF wiring board and reducing the board area.

一般にCOF配線基板はアウターリードよりもインナーリードの方がファインピッチであり、例えばセミアディティブ工法では20μm以下のファインピッチにも対応可能であるが、上記理由によりアウターリードの配線ピッチは実質的には35〜40μmピッチ付近までが限界とされていた。
さらには、アウターリード本数の増加によるアウターリード全体幅の拡大はフィルムの熱膨張による熱圧着時のリード位置ズレを大きくし、アウターリードピッチのファイン化をより難しいものとしていた。
In general, the inner leads of the COF wiring board have finer pitches than the outer leads. For example, the semi-additive method can cope with fine pitches of 20 μm or less. The limit was around 35-40 μm pitch.
Furthermore, the expansion of the overall width of the outer leads due to the increase in the number of outer leads increases the lead position deviation at the time of thermocompression bonding due to the thermal expansion of the film, making it difficult to refine the outer lead pitch.

このような問題を解決するための方法として、例えば、特許文献1に開示されたような手法が提案されている。この提案では、複数のランドを有する第一の配線パターンが形成されている第一の基板と、第二の配線パターンが形成されている第二の基板とを電気的に接続するようにし、第一の基板には第一の配線幅よりも拡がった形状の複数のランドが複数列配列されており、しかも隣同士のランドは千鳥状に配置されている。これらのランドは、第1の基板と第2の基板が接続されたとき、第二の配線パターンに形成された電気的接続部とオーバーラップした状態で接続されており、第二の配線パターンにおける前記電気的接続部以外の部分と第一の配線パターンとの間には絶縁層が形成されている。   As a method for solving such a problem, for example, a method disclosed in Patent Document 1 has been proposed. In this proposal, the first substrate on which the first wiring pattern having a plurality of lands is formed and the second substrate on which the second wiring pattern is formed are electrically connected, A plurality of lands having a shape wider than the first wiring width are arranged in a row on one substrate, and adjacent lands are arranged in a staggered manner. When the first substrate and the second substrate are connected, these lands are connected in an overlapping state with the electrical connection portion formed in the second wiring pattern. An insulating layer is formed between the portion other than the electrical connection portion and the first wiring pattern.

このように特許文献1により提案された構成によると、第一の基板に形成されるランドは千鳥状に配列されるため、見かけの接続ピッチは広くすることができ、高い精度で位置あわせをする必要がないことから、実質的には接続ピッチのファイン化を行うことができると判断できる。
しかし、一方で第二の基板へは電気的接続部に突起電極を形成し、さらに隣接する配線やランドとの短絡防止のために、電気的接続部以外を絶縁保護膜で保護することが必要であった。これらの突起電極の形成や絶縁保護膜による保護は、従来のパネル基板とCOF配線基板との接続では必要としないため、かえって工程数の増加と製造コストの上昇を招く結果となり、問題であった。
特開2003−332380号公報
As described above, according to the configuration proposed in Patent Document 1, the lands formed on the first substrate are arranged in a zigzag pattern, so that the apparent connection pitch can be widened and alignment is performed with high accuracy. Since it is not necessary, it can be determined that the connection pitch can be substantially refined.
However, on the other hand, it is necessary to form a protruding electrode at the electrical connection part on the second substrate, and to protect other parts than the electrical connection part with an insulating protective film in order to prevent a short circuit with the adjacent wiring or land Met. The formation of these protruding electrodes and the protection by the insulating protective film are not necessary for the connection between the conventional panel substrate and the COF wiring substrate, which results in an increase in the number of processes and an increase in manufacturing cost. .
JP 2003-332380 A

本発明は、かかる問題点を解決するためなされたものであり、その目的とするところは、パネル基板との従来と変らない接続方法を用いることができ、且つパネル基板との接続ピッチのファイン化を可能にして、小型で低コストの電気接続装置を提供することにある。   The present invention has been made to solve such problems. The object of the present invention is to use a connection method that is not different from the conventional method for connecting to a panel substrate, and to refine the connection pitch with the panel substrate. It is possible to provide a small and low-cost electrical connection device.

本発明による電気接続装置は、複数の第1の電極パッド部と該各電極パッド部に接続された引き回し配線とを含むCOF配線基板と、該COF配線基板に対向して重合せしめられたとき前記複数の第1の電極パッド部とそれぞれ接合する複数の第2の電極パッド部と該各電極パッド部に接続された引き回し配線とを含むパネル基板とを備えた電気接続装置であって、前記複数の第1の電極パッド部は千鳥配列でそれぞれ方形に形成され、且つ前記引き回し配線は前記第1の各電極パッド部を挟みその対角位置からそれぞれ所定幅をもって反対方向へ平行に延びており、前記複数の第2の電極パッド部は千鳥配列でそれぞれ方形に形成され、且つ前記引き回し配線は前記第2の各電極パッド部を挟みその対角位置からそれぞれ所定幅をもって反対方向へ平行に延びていることを特徴とする。   The electrical connection device according to the present invention includes a COF wiring board including a plurality of first electrode pad parts and routing wirings connected to the electrode pad parts, and the COF wiring board that is superposed on the COF wiring board. An electrical connection device comprising: a plurality of second electrode pad portions respectively joined to the plurality of first electrode pad portions; and a panel substrate including a lead wiring connected to each of the electrode pad portions. Each of the first electrode pad portions is formed in a square pattern in a staggered arrangement, and the routing wiring extends in parallel in the opposite direction with a predetermined width from each diagonal position across the first electrode pad portions, The plurality of second electrode pad portions are respectively formed in a staggered manner in a square shape, and the routing wiring is opposite to the diagonal position of the second electrode pad portion with a predetermined width. Characterized in that it extends parallel to the direction.

また、本発明による電気接続装置は、複数の第1の電極パッド部と該各電極パッド部に接続された引き回し配線とを含むCOF配線基板と、該COF配線基板に対向して重合せしめられたとき前記複数の第1の電極パッド部とそれぞれ接合する複数の第2の電極パッド部と該各電極パッド部に接続された引き回し配線とを含むパネル基板とを備えた電気接続装置であって、前記複数の第1の電極パッド部は千鳥配列でそれぞれ方形に形成され、且つ前記引き回し配線は前記第1の各電極パッド部から該第1の各電極パッド部と同心的にそれぞれ所定幅をもって反対方向へ平行に延びており、前記複数の第2の電極パッド部は千鳥配列でそれぞれ方形に形成され、且つ前記引き回し配線は前記第2の各電極パッド部から該第2の各電極パッド部と同心的にそれぞれ所定幅をもって反対方向へ平行に延びていることを特徴とする。   In addition, the electrical connection device according to the present invention has a COF wiring substrate including a plurality of first electrode pad portions and routing wirings connected to the electrode pad portions, and is polymerized so as to face the COF wiring substrate. An electrical connection device comprising a plurality of second electrode pad portions respectively joined to the plurality of first electrode pad portions, and a panel substrate including routing wiring connected to each electrode pad portion, The plurality of first electrode pad portions are respectively formed in a staggered manner in a square shape, and the routing wiring is concentric with the first electrode pad portions from the first electrode pad portions and opposite to each other with a predetermined width. The plurality of second electrode pad portions are formed in a square shape in a staggered arrangement, and the routing wiring extends from the second electrode pad portions to the second electrode pad portions. Concentrically respectively with a predetermined width, characterized in that it extends parallel to the opposite direction.

また、本発明による電気接続装置は、前記第1の各電極パッド部の幅は15〜100μmの範囲にあり、前記第1の電極パッド部に接続する引き回し配線の幅は5〜20μmの範囲にあり、且つ隣接する前記第1の電極パッド部と引き回し配線との間の間隔は少なくとも20μm以上であることを特徴とする。   In the electrical connection device according to the present invention, the width of each of the first electrode pad portions is in the range of 15 to 100 μm, and the width of the lead wiring connected to the first electrode pad portion is in the range of 5 to 20 μm. And an interval between the adjacent first electrode pad portion and the lead wiring is at least 20 μm or more.

また、本発明による電気接続装置は、前記第2の各電極パッド部の幅は15〜40μmであって、前記第2の電極パッド部に接続する前記引き回し配線の幅よりも広く形成されており、且つ該引き回し配線の幅は少なくとも前記COF基板と重なる領域に於いて10〜25μmの範囲にあって前記第2の電極パッド部よりも狭い幅で形成されており、前記第2の電極パッド部と前記引き回し配線との間隔は少なくとも20μm以上であることを特徴とする。   In the electrical connection device according to the present invention, the width of each of the second electrode pad portions is 15 to 40 μm, and is formed wider than the width of the routing wiring connected to the second electrode pad portion. The width of the routing wiring is in the range of 10 to 25 μm at least in a region overlapping with the COF substrate, and is formed with a width narrower than that of the second electrode pad portion. And at least 20 μm or more between the routing wiring and the routing wiring.

上記構成により、ACF接続を行う電極パッドは接続に必要なリード幅を維持でき、電極パッド以外は配線幅をACF接続で要求される最小リード幅よりも細くすることができるため、電極と隣接する配線の間に十分なスペースを維持しながら、ファインピッチ化ができる。また、上記のように構成することにより、接続点数の多いパネル基板とCOF配線基板の接続において、従来よりもファインピッチの接続ができ、COFのフィルム幅の縮小が可能となる。   With the above configuration, the electrode pad for ACF connection can maintain the lead width necessary for the connection, and the wiring width other than the electrode pad can be made narrower than the minimum lead width required for the ACF connection. Fine pitch can be achieved while maintaining a sufficient space between wires. Further, with the above-described configuration, the connection between the panel substrate having a large number of connection points and the COF wiring substrate can be made with a finer pitch than before, and the film width of the COF can be reduced.

本発明によれば、COF配線基板とパネル基板の接合は、ACF接続が必要な領域のみ幅を広くした接合パッドを千鳥状に配列したものを両者に形成したので、接合パッドを平行に配列した場合よりも接続部のファインピッチ化が容易となる。さらに、接合する必要のない引き回し配線は、ACF接続に要求される最小リード幅よりも細くすることができるので、接合パッドに隣接するスペースを広くすることができる。
また、接合部全体の幅が従来構成による場合よりも狭くできるため、熱圧着によるフィルム熱膨張の影響を受けにくくなり、接合位置ズレの少ない信頼性の高いパネル実装COF配線基板を提供できる。
According to the present invention, the bonding between the COF wiring board and the panel board is performed by arranging the bonding pads having a wide width only in the area where the ACF connection is required in a staggered manner, so that the bonding pads are arranged in parallel. It is easier to make the connecting portion fine pitch than the case. Furthermore, since the routing wiring that does not need to be bonded can be made thinner than the minimum lead width required for the ACF connection, the space adjacent to the bonding pad can be widened.
In addition, since the entire width of the joint portion can be made narrower than in the case of the conventional configuration, it is less susceptible to film thermal expansion due to thermocompression bonding, and a highly reliable panel-mounted COF wiring board with little misalignment of the joint position can be provided.

以下、本発明の実施の形態を図面に基づき説明する。
図1(a)及び図2(a)は、本発明に係る電気接続装置に用いられるCOF配線基板側の電極パッド部の互いに異なる実施形態を示す部分拡大図、図1(b)及び図2(b)は、本発明に係る電気接続装置に用いられるパネル基板側の電極パッド部の互いに異なる実施形態を示す拡大図である。
Hereinafter, embodiments of the present invention will be described with reference to the drawings.
1 (a) and 2 (a) are partially enlarged views showing different embodiments of the electrode pad portion on the COF wiring board side used in the electrical connection device according to the present invention, and FIG. 1 (b) and FIG. (B) is an enlarged view which shows mutually different embodiment of the electrode pad part by the side of the panel board | substrate used for the electrical-connection apparatus based on this invention.

本発明の第一の実施形態は、図1(a)に示す如く、図3に示した如き従来のCOF配線基板1のアウターリードが形成される領域に、電極パッド部1aを千鳥状に形成すると共に、パネル基板2にも図1(b)に示す如く電極パッド部2aを形成して、COF配線基板1とパネル基板2を向かい合わせて重合したとき、両者の電極パッド部1a,2aが接合するように、COF配線基板1とパネル基板2の電極パターンを構成したものである。   In the first embodiment of the present invention, as shown in FIG. 1 (a), electrode pads 1a are formed in a staggered pattern in the region where the outer leads of the conventional COF wiring board 1 as shown in FIG. 3 are formed. At the same time, when the electrode pad portion 2a is formed on the panel substrate 2 as shown in FIG. 1B and the COF wiring substrate 1 and the panel substrate 2 are overlapped with each other, the electrode pad portions 1a, 2a of the both are formed. The electrode patterns of the COF wiring substrate 1 and the panel substrate 2 are configured so as to be bonded.

本発明によれば、COF配線基板1の電極パッド部1aは、搭載されるICの出力側の外部接続部に形成され、図1(a)に示すように電極パッド部1aの幅は広く、引き回し配線部1bは細く形成されている。そして、電極パッド部1aの幅はACF接合に必要な幅である15〜40μmの範囲の幅とすると共に、電極パッド部1aの面積が少なくとも1500μm2以上となるように電極パッド部1aの長さを選定する。これは、電極パッド部1aの幅を40μm以上に広くしてしまうとパッドピッチを拡大させることとなって、ファインピッチ化のメリットを失なうことになるからである。 According to the present invention, the electrode pad portion 1a of the COF wiring board 1 is formed in the external connection portion on the output side of the mounted IC, and the width of the electrode pad portion 1a is wide as shown in FIG. The routing wiring portion 1b is formed thin. The width of the electrode pad portion 1a is set to a width in the range of 15 to 40 μm that is necessary for ACF bonding, and the length of the electrode pad portion 1a is set so that the area of the electrode pad portion 1a is at least 1500 μm 2 or more. Is selected. This is because if the width of the electrode pad portion 1a is increased to 40 μm or more, the pad pitch is increased, and the merit of fine pitch is lost.

引き回し配線1bは、接合が不要であり、スペースを確保しながら接合ピッチを従来難しいとされていた35μm以下を実現するためには、幅25μm以下で形成することが望ましい。但し、この配線1bが細すぎると配線の密着強度が低下し、ACF接続時に配線が剥がれ易くなることから、引き回し配線1bの幅は10〜25μmの範囲で選択することが好ましい。   The routing wiring 1b does not need to be joined, and it is desirable to form it with a width of 25 μm or less in order to realize a joining pitch of 35 μm or less, which has conventionally been considered difficult while securing a space. However, if the wiring 1b is too thin, the adhesion strength of the wiring is reduced, and the wiring is easily peeled off during ACF connection. Therefore, the width of the routing wiring 1b is preferably selected in the range of 10 to 25 μm.

図2は本発明の第二の実施形態を示している。この実施形態は、電極パッド部1aと配線1bとを同心的に形成し且つ配線1bを等間隔に配列した点で、第一の実施形態と異なる。本実施形態においても、電極パッド部1aの寸法および引き回し配線1bの幅は第一の実施形態と同様に選定される。
第二の実施形態による配列は、ファインピッチ化には第一の実施形態よりも有利であり、図3に示すような均等間隔の配列が所望される場合でも、ファインピッチ化の効果を得ることができる。
FIG. 2 shows a second embodiment of the present invention. This embodiment is different from the first embodiment in that the electrode pad portion 1a and the wiring 1b are formed concentrically and the wiring 1b is arranged at equal intervals. Also in the present embodiment, the dimensions of the electrode pad portion 1a and the width of the lead wiring 1b are selected in the same manner as in the first embodiment.
The arrangement according to the second embodiment is more advantageous for the fine pitch than the first embodiment, and even when an evenly spaced arrangement as shown in FIG. 3 is desired, the effect of the fine pitch can be obtained. Can do.

かくして、COF配線基板1において、例えば、電極パッド部1aの幅を15μm、引き回し配線1bの幅を10μm、隣接する配線1b間の間隔を20μmと選択し、3段の千鳥配列とした場合、電極パッド部1aの平均ピッチは、第一の実施形態では31.7μm、第二の実施形態では32.5μmで形成することができる。   Thus, in the COF wiring board 1, for example, when the electrode pad portion 1 a has a width of 15 μm, the routing wiring 1 b has a width of 10 μm, and the interval between adjacent wirings 1 b has been selected to be 20 μm, The average pitch of the pad portions 1a can be 31.7 μm in the first embodiment and 32.5 μm in the second embodiment.

また、パネル基板2の電極パッド部2aも、上記のCOF配線基板1の電極パッド部1aと同様にして形成すれば良いが、パネル基板2の電極パッド部2a は、COF配線基板1の電極パッド部1aと正対する向きで接合されるために、電極パッド部2aの配列及び引き回し配線2bは左右対称となるようにし、接合時に両者が重なり合うように形成される。   In addition, the electrode pad portion 2a of the panel substrate 2 may be formed in the same manner as the electrode pad portion 1a of the COF wiring substrate 1, but the electrode pad portion 2a of the panel substrate 2 is formed of the electrode pad portion of the COF wiring substrate 1. In order to be bonded in the direction facing the portion 1a, the arrangement of the electrode pad portions 2a and the routing wiring 2b are made to be bilaterally symmetric, and are formed so as to overlap each other at the time of bonding.

上記のようにして得られたCOF配線基板1とパネル基板2は、従来と同様の方法により位置合わせされ、ACFを介在させて熱圧着することにより、電気的に接続される。   The COF wiring substrate 1 and the panel substrate 2 obtained as described above are aligned by a method similar to the conventional method, and are electrically connected by thermocompression bonding with an ACF interposed.

以上の説明で明らかなように、本発明の電気接続装置によれば、COF配線基板1とパネル基板2の両方に電極パッド部を形成し、且つ電極パッド部以外の引き回し配線を細く形成したから、必要な接合部の幅とスペースの確保を両立させることができる。   As is clear from the above description, according to the electrical connection device of the present invention, the electrode pad portion is formed on both the COF wiring substrate 1 and the panel substrate 2, and the routing wiring other than the electrode pad portion is formed thin. Thus, it is possible to achieve both the required width of the joint and the securing of the space.

下表は、従来のアウターリードを形成する方法による電気接続点数と、本発明により48mm幅(有効幅42mm)のフィルムに形成することができる電気接続点数の最大数とを示したものである。
The table below shows the number of electrical connection points by the conventional method of forming outer leads and the maximum number of electrical connection points that can be formed on a 48 mm wide (effective width 42 mm) film according to the present invention.

また、本発明によれば、従来のアウターリードを一列に平行に配置する方式と比べ、2列以上で接合パッド部を配列させることができるため、同じ幅内により多くの接合部を形成することが可能であり、同じ接合部数であれば、従来よりも使用フィルムの幅を狭くすることができる。フィルム幅を狭くできる分、熱膨張によるフィルムの伸び量が少なくなり、特に影響を受け易い両端部の接合パッド部の位置ずれも少なくなる。   In addition, according to the present invention, since the bonding pad portions can be arranged in two or more rows as compared with the conventional method in which the outer leads are arranged in parallel in one row, more joint portions can be formed within the same width. If the number of joints is the same, the width of the film used can be made narrower than before. Since the film width can be narrowed, the amount of film expansion due to thermal expansion is reduced, and the displacement of the bonding pad portions at both ends which are particularly susceptible to influence is also reduced.

実施例1
以下、本実施形態によるCOF配線基板の製造方を、図1を参照して説明する。
本実施例において使用したCOF配線基板1は、ベースフィルム材質として厚さ35μmのポリイミドフィルム(宇部興産ユーピレックス)であり、セミアディティブ工法によって厚さ8μmのCu配線パターンが形成され、さらに、Cu配線パターンの表面に厚さ0.2μmのSnめっきが施されたものである。
COF配線基板1の電極パッド部1aは、パッド幅15μm、パッド長さ1000μm、スペース幅(配線間隔)20μm、引き回し配線幅10μmの、図1(a)に示す配列で形成した。
一方、パネル基板2には、厚さ1mmの石英ガラス板を用い、パッド幅15μm、パッド長さ1000μm、スペース幅20μm、引き回し配線幅10μmの、図1(b)に示す配列の電極パッド部2aをアルミニウムにより形成した。
得られたCOF配線基板1とパネル基板2を位置あわせし、厚さ25μmのACFフィルムを用いて温度150℃、15secの条件にて熱圧着したサンプルを50個作成し、電気チェックを行ったが接続不良は発生しなかった。
Example 1
Hereinafter, a method of manufacturing the COF wiring board according to the present embodiment will be described with reference to FIG.
The COF wiring substrate 1 used in this example is a polyimide film (Ube Industries Upilex) having a thickness of 35 μm as a base film material, and a Cu wiring pattern having a thickness of 8 μm is formed by a semi-additive method. The surface of the film was subjected to Sn plating with a thickness of 0.2 μm.
The electrode pad portion 1a of the COF wiring board 1 is formed in the arrangement shown in FIG. 1A having a pad width of 15 μm, a pad length of 1000 μm, a space width (wiring interval) of 20 μm, and a lead wiring width of 10 μm.
On the other hand, a quartz glass plate having a thickness of 1 mm is used for the panel substrate 2, and an electrode pad portion 2 a having an array shown in FIG. Was formed of aluminum.
The obtained COF wiring board 1 and the panel board 2 were aligned, and 50 samples were thermocompression bonded using a 25 μm-thick ACF film under the conditions of a temperature of 150 ° C. and 15 seconds, and an electrical check was performed. There was no connection failure.

実施例2
以下、本実施形態によるCOF配線基板の製造方法を、図2を参照して説明する。
本実施例において使用したCOF配線基板1は、ベースフィルム材質が厚さ35μmのポリイミドフィルム(宇部興産ユーピレックス)であり、セミアディティブ工法によって厚さ8μmのCu配線パターンが形成され、さらにCu配線パターンの表面には厚さ0.2umのSnめっきが施されたものである。
COF配線基板1の電極パッド部1aは、パッド幅15μm、パッド長さ1000μm、スペース幅20μm、引き回し配線幅10μmの図2(a)に示す配列で形成した。一方、パネル基板2には、厚さ1mmの石英ガラス板を用い、パッド幅15μm、パッド長さ1000μm、スペース幅20μm、引き回し配線幅10μmの図2(b)に示す配列の電極パッド部2aをアルミニウムにより形成した。
得られたCOF配線基板1とパネル基板2を位置あわせし、厚さ25μmのACFフィルムを用いて温度150℃、15secの条件にて熱圧着したサンプルを50個作成し、電気チェックを行ったが接続不良は発生しなかった。
Example 2
Hereinafter, the method for manufacturing the COF wiring board according to the present embodiment will be described with reference to FIG.
The COF wiring board 1 used in this example is a polyimide film (Ube Industries Upilex) whose base film material is 35 μm thick, and a Cu wiring pattern having a thickness of 8 μm is formed by a semi-additive method. The surface is subjected to Sn plating with a thickness of 0.2 μm.
The electrode pad portion 1a of the COF wiring board 1 was formed in the arrangement shown in FIG. 2A, having a pad width of 15 μm, a pad length of 1000 μm, a space width of 20 μm, and a lead wiring width of 10 μm. On the other hand, a quartz glass plate having a thickness of 1 mm is used as the panel substrate 2, and an electrode pad portion 2a having the arrangement shown in FIG. 2B and having a pad width of 15 μm, a pad length of 1000 μm, a space width of 20 μm, and a routing wiring width of 10 μm. Made of aluminum.
The obtained COF wiring board 1 and panel board 2 were aligned, and 50 samples were thermocompression bonded using a 25 μm-thick ACF film under conditions of a temperature of 150 ° C. for 15 seconds, and an electrical check was performed. There was no connection failure.

(a)及び(b)は、本発明に係る電気接続装置に用いられるCOF配線基板及びパネル基板の電極パッド部の第一の実施形態を示す部分拡大平面図である。(A) And (b) is the elements on larger scale which show 1st embodiment of the electrode pad part of the COF wiring board used for the electrical connection apparatus which concerns on this invention, and a panel board | substrate. (a)及び(b)は本発明に係る電気接続装置に用いられるCOF配線基板及びパネル基板側の電極パッド部の第二の実施形態を示す部分拡大平面図である。(A) And (b) is the elements on larger scale which show 2nd embodiment of the electrode pad part by the side of the COF wiring board and panel board | substrate used for the electrical-connection apparatus based on this invention. 従来のCOF配線基板の一例を示す平面図である。It is a top view which shows an example of the conventional COF wiring board.

符号の説明Explanation of symbols

1 COF配線基板
1a 電極パッド部
1b 引き回し配線
2 パネル基板
2a 電極パッド部
2b 引き回し配線
DESCRIPTION OF SYMBOLS 1 COF wiring board 1a Electrode pad part 1b Lead wiring 2 Panel board 2a Electrode pad part 2b Lead wiring

Claims (4)

複数の第1の電極パッド部と該各電極パッド部に接続された引き回し配線とを含むCOF配線基板と、該COF配線基板に対向して重合せしめられたとき前記複数の第1の電極パッド部とそれぞれ接合する複数の第2の電極パッド部と該各電極パッド部に接続された引き回し配線とを含むパネル基板とを備えた電気接続装置であって、前記複数の第1の電極パッド部は千鳥配列でそれぞれ方形に形成され、且つ前記引き回し配線は前記第1の各電極パッド部を挟みその対角位置からそれぞれ所定幅をもって反対方向へ平行に延びており、前記複数の第2の電極パッド部は千鳥配列でそれぞれ方形に形成され、且つ前記引き回し配線は前記第2の各電極パッド部を挟みその対角位置からそれぞれ所定幅をもって反対方向へ平行に延びていることを特徴とする電気接続装置。   A COF wiring board including a plurality of first electrode pad parts and routing wirings connected to the electrode pad parts, and the plurality of first electrode pad parts when superposed on the COF wiring board. And a panel substrate including a plurality of second electrode pad portions to be joined to each other and routing wires connected to the respective electrode pad portions, wherein the plurality of first electrode pad portions include: A plurality of second electrode pads are formed in a staggered arrangement in a square shape, and the routing wirings extend in parallel in opposite directions with a predetermined width from the diagonal positions across the first electrode pad portions. The portions are formed in a square pattern in a staggered arrangement, and the routing wirings extend in parallel in opposite directions with a predetermined width from the diagonal positions across the second electrode pad portions. Electrical connection device according to claim. 複数の第1の電極パッド部と該各電極パッド部に接続された引き回し配線とを含むCOF配線基板と、該COF配線基板に対向して重合せしめられたとき前記複数の第1の電極パッド部とそれぞれ接合する複数の第2の電極パッド部と該各電極パッド部に接続された引き回し配線とを含むパネル基板とを備えた電気接続装置であって、前記複数の第1の電極パッド部は千鳥配列でそれぞれ方形に形成され、且つ前記引き回し配線は前記第1の各電極パッド部から該第1の各電極パッド部と同心的にそれぞれ所定幅をもって反対方向へ平行に延びており、前記複数の第2の電極パッド部は千鳥配列でそれぞれ方形に形成され、且つ前記引き回し配線は前記第2の各電極パッド部から該第2の各電極パッド部と同心的にそれぞれ所定幅をもって反対方向へ平行に延びていることを特徴とする電気接続装置。   A COF wiring board including a plurality of first electrode pad parts and routing wirings connected to the electrode pad parts, and the plurality of first electrode pad parts when superposed on the COF wiring board. And a panel substrate including a plurality of second electrode pad portions to be joined to each other and routing wires connected to the respective electrode pad portions, wherein the plurality of first electrode pad portions include: Each of the routing wirings is formed in a staggered arrangement in a square shape, and extends in parallel in the opposite direction with a predetermined width from each of the first electrode pad portions concentrically with each of the first electrode pad portions. The second electrode pad portions are respectively formed in a square pattern in a staggered arrangement, and the routing wiring is concentric from the second electrode pad portions to the second electrode pad portions with a predetermined width. Electrical connection device, characterized in that running parallel to the direction. 前記第1の各電極パッド部の幅は15〜100μmの範囲にあり、前記第1の電極パッド部に接続する引き回し配線の幅は5〜20μmの範囲にあり、且つ隣接する前記第1の電極パッド部と引き回し配線との間の間隔は少なくとも20μm以上であることを特徴とする請求項1又は2に記載の電気接続装置。   The width of each of the first electrode pad portions is in the range of 15 to 100 μm, the width of the routing wiring connected to the first electrode pad portion is in the range of 5 to 20 μm, and the adjacent first electrodes The electrical connection device according to claim 1 or 2, wherein an interval between the pad portion and the routing wiring is at least 20 µm or more. 前記第2の各電極パッド部の幅は15〜40μmであって、前記第2の電極パッド部に接続する前記引き回し配線の幅よりも広く形成されており、且つ該引き回し配線の幅は少なくとも前記COF基板と重なる領域に於いて10〜25μmの範囲にあって前記第2の電極パッド部よりも狭い幅で形成されており、前記第2の電極パッド部と前記引き回し配線との間隔は少なくとも20μm以上であることを特徴とする請求項1又は2に記載の電気接続装置。   The width of each of the second electrode pad portions is 15 to 40 μm, and is formed wider than the width of the routing wiring connected to the second electrode pad portion, and the width of the routing wiring is at least the width of the routing wiring In the region overlapping with the COF substrate, the width is in the range of 10 to 25 μm and is narrower than the second electrode pad portion, and the distance between the second electrode pad portion and the routing wiring is at least 20 μm. It is the above, The electrical connection apparatus of Claim 1 or 2 characterized by the above-mentioned.
JP2008031445A 2008-02-13 2008-02-13 Electrical connection device Active JP4488073B2 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP2008031445A JP4488073B2 (en) 2008-02-13 2008-02-13 Electrical connection device

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP2008031445A JP4488073B2 (en) 2008-02-13 2008-02-13 Electrical connection device

Publications (2)

Publication Number Publication Date
JP2009194058A JP2009194058A (en) 2009-08-27
JP4488073B2 true JP4488073B2 (en) 2010-06-23

Family

ID=41075847

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2008031445A Active JP4488073B2 (en) 2008-02-13 2008-02-13 Electrical connection device

Country Status (1)

Country Link
JP (1) JP4488073B2 (en)

Families Citing this family (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN105513498B (en) * 2016-02-04 2018-12-25 京东方科技集团股份有限公司 A kind of flip chip and display device
US10353254B2 (en) 2016-07-26 2019-07-16 Seiko Epson Corporation Electro-optical device and electronic apparatus

Also Published As

Publication number Publication date
JP2009194058A (en) 2009-08-27

Similar Documents

Publication Publication Date Title
JP2768650B2 (en) Printed circuit board having solder ball mounting groove and ball grid array package using the same
JP2004193223A (en) Semiconductor device
KR100541649B1 (en) Tape circuit substrate and semiconductor chip package using thereof
US20140061951A1 (en) Package on package structure and method for manufacturing same
JP4740708B2 (en) Wiring board and semiconductor device
JP2011142185A (en) Semiconductor device
JP4819335B2 (en) Semiconductor chip package
JP2004095756A (en) Semiconductor package and method for manufacturing the same and electronic equipment
KR101477818B1 (en) Printed circuit board and method of manufacturing the same
KR101139084B1 (en) Multilayer printed circuit board and method of making same
US7508073B2 (en) Wiring board, semiconductor device using the same, and method for manufacturing wiring board
JP4171492B2 (en) Semiconductor device and manufacturing method thereof
JP4488073B2 (en) Electrical connection device
JP4736762B2 (en) BGA type semiconductor device and manufacturing method thereof
EP1043767A1 (en) Semiconductor device, method of manufacture thereof, circuit board and electronic device
US8344265B2 (en) Electronic component
US20030218190A1 (en) Electronic device and method of manufacturing the same, and electronic instrument
KR100350424B1 (en) Semiconductor device
JP4699089B2 (en) Chip-on-film semiconductor device
US11309238B2 (en) Layout structure of a flexible circuit board
US20230044345A1 (en) Layout structure of flexible circuit board
JP2005340294A (en) Wiring board and its manufacturing process, semiconductor device and its manufacturing process, electronic device and electronic equipment
JP3453900B2 (en) Film carrier tape
JP2007180233A (en) Wiring board and manufacturing method therefor, and semiconductor device
JP2006332415A (en) Semiconductor device

Legal Events

Date Code Title Description
A977 Report on retrieval

Free format text: JAPANESE INTERMEDIATE CODE: A971007

Effective date: 20100302

TRDD Decision of grant or rejection written
A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

Effective date: 20100309

A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

A61 First payment of annual fees (during grant procedure)

Free format text: JAPANESE INTERMEDIATE CODE: A61

Effective date: 20100322

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20130409

Year of fee payment: 3

R150 Certificate of patent or registration of utility model

Free format text: JAPANESE INTERMEDIATE CODE: R150

Ref document number: 4488073

Country of ref document: JP

Free format text: JAPANESE INTERMEDIATE CODE: R150

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20130409

Year of fee payment: 3