JP4323972B2 - Modulation circuit and modulation method - Google Patents

Modulation circuit and modulation method Download PDF

Info

Publication number
JP4323972B2
JP4323972B2 JP2004024224A JP2004024224A JP4323972B2 JP 4323972 B2 JP4323972 B2 JP 4323972B2 JP 2004024224 A JP2004024224 A JP 2004024224A JP 2004024224 A JP2004024224 A JP 2004024224A JP 4323972 B2 JP4323972 B2 JP 4323972B2
Authority
JP
Japan
Prior art keywords
single pulse
pulse
matched filter
phase
saw matched
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
JP2004024224A
Other languages
Japanese (ja)
Other versions
JP2005217925A (en
Inventor
浩行 長坂
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Samsung Electronics Co Ltd
Original Assignee
Samsung Electronics Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Samsung Electronics Co Ltd filed Critical Samsung Electronics Co Ltd
Priority to JP2004024224A priority Critical patent/JP4323972B2/en
Publication of JP2005217925A publication Critical patent/JP2005217925A/en
Application granted granted Critical
Publication of JP4323972B2 publication Critical patent/JP4323972B2/en
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Images

Landscapes

  • Surface Acoustic Wave Elements And Circuit Networks Thereof (AREA)
  • Dc Digital Transmission (AREA)

Description

本発明は、UWB(Ultra Wide Band)送受信装置における変調回路に関する。特にSAW(Surface Acoustic Wave)マッチトフィルタを変調回路として用いた場合に入出力端子間寄生容量により発生する入力信号の直接透過成分(Direct Feed−Through Wave)を抑制するための変調回路に関する。   The present invention relates to a modulation circuit in a UWB (Ultra Wide Band) transceiver device. In particular, the present invention relates to a modulation circuit for suppressing a direct transmission component (Direct Feed-Through Wave) of an input signal generated by a parasitic capacitance between input and output terminals when a SAW (Surface Acoustic Wave) matched filter is used as a modulation circuit.

従来、SAWマッチトフィルタにおける直達波の伝搬を防ぐためのフィルタ接続方法が知られている。例えば、特許文献1に記載の発明によれば、SAWマッチトフィルタの多段接続構成において、SAWマッチトフィルタを2段以上縦続に接続し、SAWマッチトフィルタの各段間を結ぶ入出力信号の接続線の少なくとも一つをグランド電位へ接続することで、不平衡接続とする。このように構成することにより、デバイスの入力から出力への電気的な直達波の伝搬を防ぐことができる。
特開2000−196411号公報
Conventionally, a filter connection method for preventing propagation of direct waves in a SAW matched filter is known. For example, according to the invention described in Patent Document 1, in a multi-stage connection configuration of SAW matched filters, two or more stages of SAW matched filters are connected in cascade, and input / output signals connecting between the stages of the SAW matched filter An unbalanced connection is established by connecting at least one of the connection lines to the ground potential. With this configuration, it is possible to prevent propagation of an electrical direct wave from the input to the output of the device.
JP 2000-196411 A

ところで、近年、使用周波数帯域が数GHzと高いUWB送受信装置の開発が行われている。出願人は、SAWマッチトフィルタを変調回路として採用したUWB送受信装置に関する出願(特願2002−262680)を行っている。
図9は、SAWマッチトフィルタ方式UWB送信機の構成図である。また、図10、11は、パルス変調器(Pulse Modulator)として使用されているSAWマッチトフィルタの電極パターンを示す。
上段のパターンは、基準パルス列を生成するためのSAWマッチトフィルタであり、中段が例えば情報“0“送信するためのデータ(基準パルス列より早いタイミングで送信される)パルス列生成用SAWマッチトフィルタ、下段が例えば情報“1“を送信するためのデータ(基準パルス列より遅いタイミングで送信される)パルス生成用SAWマッチトフィルタとなっている。
この3段のSAWマッチトフィルタにおいて発生する寄生容量は、信号の入出力方法が不平衡(Single Ended Signal)であるか(図10を参照)、平衡(Balanced Signal)であるか(図11を参照)によってそれぞれ図示されるようになるが、いずれの場合においても、このようなSAWマッチトフィルタ に3GHz以上の高周波信号を入力すると、図示するような寄生容量の影響で入出力端子開か容量結合され、入力端子から出力端子に直接透過してしまう信号成分(直達波)が発生する。
By the way, in recent years, development of UWB transmission / reception apparatuses having a high use frequency band of several GHz has been performed. The applicant has filed an application (Japanese Patent Application No. 2002-262680) relating to a UWB transceiver that employs a SAW matched filter as a modulation circuit.
FIG. 9 is a configuration diagram of a SAW matched filter type UWB transmitter. FIGS. 10 and 11 show electrode patterns of a SAW matched filter used as a pulse modulator (Pulse Modulator).
The upper pattern is a SAW matched filter for generating a reference pulse train, and the middle stage is, for example, data for transmitting information “0” (transmitted at a timing earlier than the reference pulse train). The lower row is a SAW matched filter for pulse generation, for example, data for transmitting information “1” (transmitted at a timing later than the reference pulse train).
The parasitic capacitance generated in the three-stage SAW matched filter is whether the signal input / output method is unbalanced (see Single Ended Signal) (see FIG. 10) or balanced (Balanced Signal) (see FIG. 11). In any case, if a high frequency signal of 3 GHz or higher is input to such a SAW matched filter, the input / output terminal open capacitive coupling is affected by the parasitic capacitance as shown in the figure. As a result, a signal component (direct wave) that is directly transmitted from the input terminal to the output terminal is generated.

その影響で図12のように、パルス変調するためにSAWマッチトフィルタに単一パルスを入力すると、まず初めに直達波が出力され、たいていの場合はその後に出力される希望波パルス列よりも大きい振幅となってしまう。すると、電波法で規定されている送信電力を超えてしまうという問題があった。また、規定送信電力を超えないように調整すると、希望波パルス列信号が小さくなり、通信距離が極端に短くなってしまうという問題があった。さらに、受信機で復調する際に直達波が妨害波として悪影響を与えてしまうという問題があった。   As a result, when a single pulse is input to the SAW matched filter for pulse modulation as shown in FIG. 12, a direct wave is output first, and in most cases, it is larger than the desired wave pulse train output thereafter. It becomes an amplitude. Then, there was a problem that the transmission power specified by the Radio Law was exceeded. Further, when adjustment is made so that the prescribed transmission power is not exceeded, there is a problem that the desired wave pulse train signal becomes small and the communication distance becomes extremely short. Furthermore, there is a problem that the direct wave has an adverse effect as an interference wave when demodulating by the receiver.

また、図11に示す平衡入出力タイプにおいては、容量CzとCyの値を限りなく等しくするとともに、容量CXとCwの値を限りなく等しくすることができれば、図10に示す不平衡入出力タイプよりも直達波の影響を多少小さくすることはできるが、パターンレイアウトの観点からこの2経路の距離を等しくすることは非常に難しいという問題があった。   In addition, in the balanced input / output type shown in FIG. 11, the unbalanced input / output type shown in FIG. 10 can be obtained as long as the values of the capacitances Cz and Cy are made equal and the values of the capacitances CX and Cw can be made equal. However, there is a problem that it is very difficult to make the distances of the two paths equal from the viewpoint of pattern layout.

本発明は、このような事情を考慮してなされたものであり、その目的は、パルス変調器であるSAWマッチトフィルタ内の寄生容量が原因で発生してしまう直達波、すなわち、入力端子から出力端子に直接透過してしまう信号成分を送信電波として空中線に放射しない変調回路及び変調方法を提供することにある。   The present invention has been made in consideration of such circumstances, and the object thereof is from a direct wave generated due to parasitic capacitance in a SAW matched filter, which is a pulse modulator, that is, from an input terminal. An object of the present invention is to provide a modulation circuit and a modulation method that do not radiate a signal component that is directly transmitted to an output terminal to an antenna as a transmission radio wave.

この発明は上記の課題を解決すべくなされたもので、本発明は、正位相の単一パルスと、逆位相の単一パルスとを生成する単一パルス生成部と、前記単一パルス生成部から前記正位相又は逆位相の単一パルスを入力し、基準パルス列に変調する第1のSAWマッチトフィルタと、前記単一パルス生成部から前記第1のSAWマッチトフィルタと逆位相の単一パルスを入力し、データパルス列に変調する第2、3のSAWマッチトフィルタとからなるパルス変調部と、前記第1のSAWマッチトフィルタから前記基準パルス列を入力するとともに、前記第2のSAWマッチトフィルタ又は第3のSAWマッチトフィルタのいずれかからデータパルス列を入力して加算する加算部とを具備することを特徴とする。   The present invention has been made to solve the above-described problems. The present invention provides a single pulse generator that generates a single pulse having a positive phase and a single pulse having a reverse phase, and the single pulse generator. The first SAW matched filter that inputs the single pulse of the positive phase or the antiphase from the first pulse and modulates it to a reference pulse train, and the single SAW matched filter from the single pulse generator that has the single phase opposite to the first SAW matched filter A pulse modulation unit including second and third SAW matched filters for inputting a pulse and modulating the pulse to a data pulse train; the reference pulse train from the first SAW matched filter; and the second SAW match And an adder for inputting and adding a data pulse train from either the first filter or the third SAW matched filter.

また、本発明は、前記単一パルス生成部は、前記単一パルスを生成する単一パルス生成器と、前記単一パルス生成器から単一パルスを入力し、不平衡−平衡変換して正位相の単一パルスと、逆位相の単一パルスとを生成する不平衡−平衡変換器とを具備することを特徴とする。   Further, according to the present invention, the single pulse generation unit inputs a single pulse from the single pulse generator and generates a single pulse from the single pulse generator. It comprises an unbalanced to balanced converter that generates a single pulse in phase and a single pulse in antiphase.

また、本発明は、前記第2のSAWマッチトフィルタは、前記単一パルス生成部から前記第1のSAWマッチトフィルタと逆位相の単一パルスを入力し、前記基準パルス列より所定の時間だけ早くデータパルス列に変調して出力し、前記第3のSAWマッチトフィルタは、前記単一パルス生成部から前記第1のSAWマッチトフィルタと逆位相の単一パルスを入力し、前記基準パルス列より所定の時間だけ遅くデータパルス列に変調して出力することを特徴とする。   Further, according to the present invention, the second SAW matched filter receives a single pulse having an opposite phase to the first SAW matched filter from the single pulse generation unit, and receives a predetermined time from the reference pulse train. The third SAW matched filter receives a single pulse having a phase opposite to that of the first SAW matched filter from the single pulse generation unit, and modulates the data pulse train early. The data pulse train is modulated after being delayed by a predetermined time and output.

また、本発明は、SAWマッチトフィルタを変調回路として用いるUWB無線通信機において、単一パルス生成部が、正位相の単一パルスと、逆位相の単一パルスとを生成し、複数のSAWマッチトフィルタからなるパルス変調部が、前記正位相又は逆位相の単一パルスを基準パルス列に変調するとともに、当該変調した単一パルスと逆位相の単一パルスをデータパルス列に変調し、加算部が、前記基準パルス列と、前記データパルス列とを加算して出力することを特徴とする。   Further, according to the present invention, in a UWB wireless communication apparatus using a SAW matched filter as a modulation circuit, a single pulse generation unit generates a single pulse having a positive phase and a single pulse having a reverse phase, and a plurality of SAWs are generated. A pulse modulation unit including a matched filter modulates the single pulse having the positive phase or the reverse phase to the reference pulse train, and modulates the modulated single pulse and the single pulse having the opposite phase to the data pulse train, and the addition unit. However, the reference pulse train and the data pulse train are added and output.

また、本発明は、単一パルス生成器が単一パルスを生成し、不平衡−平衡変換器が前記単一パルス生成器から単一パルスを入力し、不平衡−平衡変換して正位相の単一パルスと、逆位相の単一パルスとを生成することを特徴とする。   The present invention also provides that a single pulse generator generates a single pulse, an unbalanced-balanced converter receives a single pulse from the single pulse generator, an unbalanced-balanced conversion, and a positive phase. A single pulse and an antiphase single pulse are generated.

また、本発明は、前記パルス変調部は、第1〜3のSAWマッチトフィルタからなり、前記第1のSAWマッチトフィルタは、前記正位相又は逆位相の単一パルスを入力して、基準パルス列に変調し、前記第2のSAWマッチトフィルタは、前記第1のSAWマッチトフィルタと逆位相の単一パルスを入力し、前記基準パルス列より所定の時間だけ早くデータパルス列に変調し、前記第3のSAWマッチトフィルタは、前記第1のSAWマッチトフィルタと逆位相の単一パルスを入力し、前記基準パルス列より所定の時間だけ遅くデータパルス列に変調することを特徴とする。   According to the present invention, the pulse modulation unit includes first to third SAW matched filters. The first SAW matched filter receives the single pulse of the positive phase or the negative phase, The second SAW matched filter receives a single pulse having a phase opposite to that of the first SAW matched filter, modulates the data pulse train by a predetermined time earlier than the reference pulse train, The third SAW matched filter receives a single pulse having a phase opposite to that of the first SAW matched filter, and modulates the pulse to a data pulse train by a predetermined time later than the reference pulse train.

以上説明したように、本発明によれば、正位相の単一パルスと逆位相の単一パルスとを生成し、正位相又は逆位相の単一パルスを基準パルス列に変調するとともに、当該変調した単一パルスと逆位相の単一パルスをデータパルス列に変調し、加算して出力する。
このように構成することで、基準パルス列を生成するSAWマッチトフィルタから発生する直達波と、データパルス列を生成するSAWマッチトフィルタから発生する直達波とが逆位相となり、時間軸で比較すると、ちょうど正反対の位相関係の直達波同士が同じ時間タイミングで発生し、その後に続くデータパルス列同士は設定した遅延時間だけずれる。この結果、加算した際に直達波は互いにキャンセルされて無くなり、一方のパルス列のすき間にもう一方のパルス列が挿入された形の送信パルス列のみが出力される。
したがって、希望波パルス列よりも大きい振幅となる直達波のせいで電波法により規定されている放射電力値を超え、他の無線通信システムに妨害を与えてしまったり、直達波を放射電力規定値に合わせたために希望波パルス列が小さくなりすぎて通信距離が短くなってしまったり、さらには直達波が受信側で復調する際の妨害波となってしまって通信性能が劣化するなどという現象を防ぐことができる効果が得られる。
As described above, according to the present invention, a single pulse having a positive phase and a single pulse having a negative phase are generated, and a single pulse having a positive phase or a negative phase is modulated into a reference pulse train, and the modulation is performed. A single pulse and a single pulse of opposite phase are modulated into a data pulse train, added and output.
By configuring in this way, the direct wave generated from the SAW matched filter that generates the reference pulse train and the direct wave generated from the SAW matched filter that generates the data pulse train are in antiphase, and compared on the time axis, Direct waves having exactly opposite phases are generated at the same time timing, and the subsequent data pulse trains are shifted by a set delay time. As a result, when they are added, the direct waves are canceled each other and only the transmission pulse train in which the other pulse train is inserted between the gaps of one pulse train is output.
Therefore, the radiated power value specified by the Radio Law may be exceeded due to the direct wave having an amplitude larger than the desired wave pulse train, which may interfere with other wireless communication systems, or the direct wave may be changed to the radiated power specified value. To prevent such a phenomenon that the desired signal pulse train becomes too small due to the combination, the communication distance is shortened, and further, the direct wave becomes an interference wave when demodulating on the receiving side and the communication performance deteriorates. The effect that can be obtained.

以下、本発明を実施するための最良の形態について説明する。   Hereinafter, the best mode for carrying out the present invention will be described.

以下、図面を参照して、本発明の変調回路を適用したUWB無線通信機の一実施形態について説明する。図1は、本実施形態の変調回路1の構成図である。
本実施形態の変調回路1は、単一パルス生成部2、パルス変調部3、データ制御部4、加算部5とから構成される。
単一パルス生成部2は、単一パルス生成器10と、不平衡−平衡器20とから構成され、正位相の単一パルスと、逆位相の単一パルスとを同時に生成し、パルス変調部3に供給する。具体的には、図2に示すように、単一パルス生成器10が単一パルスを生成し、不平衡−平衡器20が生成された単一パルスを入力して、不平衡−平衡変換して正位相の単一パルスと、逆位相の単一パルスとを同時に生成する。
図2は、図1に示す変調回路1のより具体的な実装例を示す。図2の回路構成においては、不平衡−平衡変換器20として変成器(Transformer)を使用している。
しかし、一般的には変成器の周波数帯域幅が狭いため、UWB通信用パルス波のような帯域幅の非常に広い信号を扱うのに不向きである。このため、図3に示すような広帯域トランジスタを用いた差動増幅器を適用した方が動作特性は良いことが考えられる。また、これ以外にも0°−180°分配器(Hybrid Power Splitter)や3dB Hybrid Couplerなどを使用しても同等に機能する。
Hereinafter, an embodiment of a UWB wireless communication device to which a modulation circuit of the present invention is applied will be described with reference to the drawings. FIG. 1 is a configuration diagram of a modulation circuit 1 of the present embodiment.
The modulation circuit 1 of this embodiment includes a single pulse generation unit 2, a pulse modulation unit 3, a data control unit 4, and an addition unit 5.
The single pulse generation unit 2 includes a single pulse generator 10 and an unbalance-balancer 20, and generates a single pulse having a positive phase and a single pulse having an opposite phase simultaneously. 3 is supplied. Specifically, as shown in FIG. 2, the single pulse generator 10 generates a single pulse, and the unbalance-balancer 20 inputs the generated single pulse to perform unbalance-balance conversion. Thus, a single pulse having a positive phase and a single pulse having a reverse phase are simultaneously generated.
FIG. 2 shows a more specific implementation example of the modulation circuit 1 shown in FIG. In the circuit configuration of FIG. 2, a transformer is used as the unbalanced-balanced converter 20.
However, since the frequency bandwidth of the transformer is generally narrow, it is not suitable for handling a signal having a very wide bandwidth such as a pulse wave for UWB communication. For this reason, it is conceivable that the operating characteristics are better when a differential amplifier using a broadband transistor as shown in FIG. 3 is applied. In addition to this, even if a 0 ° -180 ° distributor (Hybrid Power Splitter), a 3 dB Hybrid Coupler, or the like is used, the same function is achieved.

パルス変調部3は、複数のSAWマッチトフィルタ30−1〜3から構成され、単一パルス生成部2から正位相の単一パルス、逆位相の単一パルスを入力して、正位相又は逆位相の単一パルスを基準パルス列に変調するとともに、当該変調した単一パルスと逆位相の単一パルスをデータパルス列に変調する。
具体的には、SAWマッチトフィルタ30−1が単一パルス生成部2から正位相又は逆位相の単一パルスを入力し、基準パルス列に変調し、SAWマッチトフィルタ30−2、3のいずれかが単一パルス生成部2からSAWマッチトフィルタ30−1と逆位相の単一パルスを入力し、データパルス列に変調する。
The pulse modulation unit 3 includes a plurality of SAW matched filters 30-1 to 30-3. The single pulse generation unit 2 receives a single pulse having a positive phase and a single pulse having a reverse phase, and outputs a positive phase or a reverse phase. A single pulse having a phase is modulated into a reference pulse train, and a single pulse having a phase opposite to that of the modulated single pulse is modulated into a data pulse train.
Specifically, the SAW matched filter 30-1 receives a single pulse having a positive phase or an antiphase from the single pulse generation unit 2, modulates the pulse to a reference pulse train, and either of the SAW matched filters 30-2 and 3 The single pulse generator 2 inputs a single pulse having a phase opposite to that of the SAW matched filter 30-1 and modulates it into a data pulse train.

データ制御部4は、ロジックデータ生成器40と、スイッチ50−1、2とから構成される。データ制御部4は、入力する送信データが2値論理レベルのいずれのレベルであるかに基づいて、SAWマッチトフィルタ30−2又はSAWマッチトフィルタ30−3のいずれかを選択し、スイッチ50−1を介して単一パルス生成部2から供給されるSAWマッチトフィルタ30−1と逆位相の単一パルスを選択したSAWマッチトフィルタに出力し、選択されたSAWマッチトフィルタで変調されたデータパルス列をスイッチ50−2を介して加算部5に出力する。
具体的には、データが“O”が“1”かによって、ロジックデータ生成器40は、データ“O”用のマッチトフィルタ30−2、あるいは、データ“1”用のマッチトフィルタ30−3を選択し、スイッチ50−1、2を切り替える。
The data control unit 4 includes a logic data generator 40 and switches 50-1 and 50-2. The data control unit 4 selects either the SAW matched filter 30-2 or the SAW matched filter 30-3 based on which level of the binary logical level the input transmission data is input, and the switch 50 1 is output to the selected SAW matched filter and is modulated by the selected SAW matched filter. The data pulse train is output to the adder 5 via the switch 50-2.
Specifically, depending on whether the data is “O” or “1”, the logic data generator 40 determines whether the data “O” matched filter 30-2 or the data “1” matched filter 30- 3 is selected and switches 50-1 and 50-2 are switched.

加算部5は、加算合成器60を有しており、SAWマッチトフィルタ30−1から基準パルス列を入力するとともに、データ制御部4が選択したSAWマッチトフィルタ30−2又はSAWマッチトフィルタ30−3のいずれかからデータパルス列を入力して加算する。   The adder unit 5 includes an adder / synthesizer 60. The adder unit 5 receives the reference pulse train from the SAW matched filter 30-1, and the SAW matched filter 30-2 or the SAW matched filter 30 selected by the data control unit 4. The data pulse train is input from any of -3 and added.

なお、図2に示す実装例では、単一パルス発生器(SRC1、2)、不平衡−平衡変換器(TF1)、SAWマッチトフィルタ(SNP1〜3)、スイッチ(SWITCH1、2)、加算合成器(PWR1)に加えて、信号増幅器(AMP1〜3)、アイソレータ(ISO1〜6)が適宜追加される。また、Vi1点、Vi2点、Vi3点、Mod1点、Mod2点、Tx点は 図2の回路構成で実行した計算機シミュレーション結果の信号波形(図4〜8)の取得箇所を示す(後述する)。   In the implementation example shown in FIG. 2, a single pulse generator (SRC1, 2), an unbalanced-balanced converter (TF1), a SAW matched filter (SNP1 to 3), a switch (SWITCH1, 2), addition synthesis In addition to the device (PWR1), signal amplifiers (AMP1 to AMP3) and isolators (ISO1 to ISO6) are appropriately added. Moreover, Vi1, Point 2, Vi3, Mod3, Mod1, Mod2 and Tx points indicate acquisition points of signal waveforms (FIGS. 4 to 8) of the computer simulation results executed with the circuit configuration of FIG.

次に、図面を参照して、本実施形態の変換回路1の動作について説明する。図4〜8は、本実施形態の変換回路1における信号処理の過程を示す信号波形図である。
まず、単一パルス生成部2では基準パルス列生成のための正位相の単一パルス(図4を参照)をマッチトフィルタ1の前段Vi1点に発生させるとともに、データバルス列生成のための逆位相の単一パルス(図5を参照)をマッチトフィルタ2の前段Vi2点またはマッチトフィルタ3の前段Vi3点に発生させる。
データバルス列生成のための逆位相の単一パルスをVi2点に発生させるか、Vi3点に発生させるかは、送信データが“O”であるか“1”であるかによって、スイッチ50−1,2を切り替えて選択する。
Next, the operation of the conversion circuit 1 of the present embodiment will be described with reference to the drawings. 4 to 8 are signal waveform diagrams showing the process of signal processing in the conversion circuit 1 of the present embodiment.
First, the single pulse generator 2 generates a single pulse having a positive phase for generating a reference pulse train (see FIG. 4) at the point Vi1 before the matched filter 1 and an anti-phase for generating a data pulse train. The single pulse (see FIG. 5) is generated at the point Vi2 before the matched filter 2 or the point Vi3 before the matched filter 3.
Whether a single pulse having an antiphase for generating a data pulse train is generated at the Vi2 point or the Vi3 point depends on whether the transmission data is “O” or “1”. , 2 to select.

発生させた単一パルスそれぞれをSAWマッチトフィルタ30−1及び2又は3に入力すると、正位相の単一パルスを変調した基準パルス列(図6を参照)がMod1点に出力されるとともに、逆位相の単一パルスを変調したデータパルス列(図7を参照)がMod2点に出力される。このとき、SAWマッチトフィルタ30−1及び2又は3において、直達波はそれぞれのSAWマッチトフィルタ30−1〜3内に設定された遅延量に関係なくすぐに出力される。
Mod1点における信号と、Mod2点における信号とを時間軸で比較すると、ちょうど正反対の位相関係の直達波同士が同じ時間タイミングで発生する。
一方、その後に続く希望波パルス列(基準パルス列及びデータパルス列)同士はそれぞれのSAWマッチトフィルタ30−1〜3内に設定された遅延時間だけずれて発生する。
When each of the generated single pulses is input to the SAW matched filter 30-1, 2 or 3, a reference pulse train (see FIG. 6) obtained by modulating the single pulse of the positive phase is output to the Mod1 point and the reverse. A data pulse train (see FIG. 7) obtained by modulating a single pulse in phase is output to the Mod2 point. At this time, in the SAW matched filters 30-1, 2 or 3, the direct wave is immediately output regardless of the delay amount set in each of the SAW matched filters 30-1 to 30-3.
When the signal at the Mod 1 point and the signal at the Mod 2 point are compared on the time axis, direct waves having exactly the opposite phase relationship are generated at the same time timing.
On the other hand, the subsequent desired wave pulse trains (reference pulse train and data pulse train) are generated by being shifted by the delay time set in each of the SAW matched filters 30-1 to 30-3.

したがって、同じ時間タイミングで発生した、ちょうど正反対の位相関係の直達波同士を加算合成器で加算すると、直達波は互いにキャンセルされる。図4〜8の信号波形を用いて説明すれば、Mod1点(図6を参照)とMod2点(図7を参照)の時間軸波形の先頭にある大きな直達波が加算されて合成された後のTx点(図8を参照)では、キャンセルされて無くなっていることがわかる。
一方、希望波パルス列同士についてはキャンセルされることなく、一方のパルス列のすき間にもう一方のパルス列が挿入された形の送信パルス列のみ(図8を参照)が出力できる。
Therefore, when direct waves having exactly the opposite phase relation generated at the same time timing are added by the adder / synthesizer, the direct waves are canceled each other. 4 to 8, after a large direct wave at the head of the time axis waveform at the Mod 1 point (see FIG. 6) and Mod 2 point (see FIG. 7) is added and synthesized. At the Tx point (see FIG. 8), it can be seen that it has been canceled.
On the other hand, only the transmission pulse trains in which the other pulse train is inserted between the gaps of one pulse train can be output without canceling the desired wave pulse trains (see FIG. 8).

以上説明したように、本実施形態の変調回路1によれば、SAWマッチトフィルタを用いたUWB通信用パルス変調器において、およそ3GHz以上の高周波信号を扱う場合にSAWマッチトフィルタ内の寄生容量が原因で発生していた直達波、すなわち入力端子から出力端子に直接透過してしまう信号成分をキャンセルすることができるので、SAWマッチトフィルタに設計上の特別な工夫を施さなくとも希望波パルス列のみを送信することができる。
その結果、たいていの場合において希望波パルス列よりも大きい振幅となる直達波のせいで電波法により規定されている放射電力値を超えてしまうことや他の無線通信システムに妨害を与えてしまうことを防ぐことができる。
また、直達波を放射電力規定値に合わせたために希望波パルス列が小さくなりすぎて通信距離が短くなってしまうことを防ぐことができる。
さらには直達波が受信側で復調する際の妨害波となってしまって通信性能が劣化するなどという現象を防ぐことができる。
As described above, according to the modulation circuit 1 of the present embodiment, the parasitic capacitance in the SAW matched filter is used when a UWB communication pulse modulator using a SAW matched filter handles a high frequency signal of about 3 GHz or more. The direct wave generated due to the signal, that is, the signal component transmitted directly from the input terminal to the output terminal can be canceled, so that the desired wave pulse train can be obtained without any special design in the SAW matched filter. Can only send.
As a result, in most cases, a direct wave with an amplitude larger than the desired wave pulse train will cause the radiation power value specified by the Radio Law to be exceeded, and other radio communication systems will be disturbed. Can be prevented.
Further, since the direct wave is matched with the radiated power regulation value, it is possible to prevent the desired wave pulse train from becoming too small and the communication distance from being shortened.
Furthermore, it is possible to prevent a phenomenon in which the direct wave becomes an interference wave when demodulating on the receiving side and the communication performance is deteriorated.

変調回路1の構成図。1 is a configuration diagram of a modulation circuit 1. FIG. より詳細な変調回路1の構成図。FIG. 2 is a configuration diagram of the modulation circuit 1 in more detail. 広帯域トランジスタを用いた差動増幅器による不平衡−平衡変換器の構成図。The block diagram of the unbalance-balance converter by the differential amplifier using a wideband transistor. Vi1点における正位相の単一パルス波形図。The positive phase single pulse waveform diagram at the Vi1 point. Vi2点における逆位相の単一パルス波形図。The single pulse waveform figure of the antiphase in Vi2 point. Mod1点における基準パルス用SAW変調器出力波形図。FIG. 4 is a waveform diagram of a reference pulse SAW modulator output at Mod point. Mod2点におけるデータパルス用SAW変調器出力波形図。FIG. 4 is a waveform diagram of output of a SAW modulator for data pulses at Mod2 point. Tx点におけるパルス変調器送信波形図。The pulse modulator transmission waveform figure in the Tx point. SAWマッチトフィルタ方式UWB送信部の構成図。The block diagram of a SAW matched filter system UWB transmission part. 不平衡信号入出力タイプのSAWマッチトフィルタ方式変調器の寄生容量。Parasitic capacitance of SAW matched filter type modulator of unbalanced signal input / output type. 平衡信号入出力タイプのSAWマッチトフィルタ方式変調器の寄生容量。Parasitic capacitance of balanced signal input / output type SAW matched filter type modulator. 従来の変調器による変調波形図。The modulation waveform figure by the conventional modulator.

符号の説明Explanation of symbols

1…変調回路
2…単一パルス生成部
3…パルス変調部
4…データ制御部
5…加算部
10…単一パルス生成器(SRC1,2)
20…不平衡−平衡変換器(TF1)
30−1〜3…SAWマッチトフィルタ(SNP1〜3)
40…ロジックデータ生成器
50−1、2…スイッチ(SWITCH1、2)
60…加算合成器(PWR1)

DESCRIPTION OF SYMBOLS 1 ... Modulation circuit 2 ... Single pulse generation part 3 ... Pulse modulation part 4 ... Data control part 5 ... Addition part 10 ... Single pulse generator (SRC1,2)
20: Unbalance-balance converter (TF1)
30-1 to 3 ... SAW matched filter (SNP1 to 3)
40: Logic data generators 50-1, 2 ... switch (SWITCH1, 2)
60. Addition synthesizer (PWR1)

Claims (6)

正位相の単一パルスと、逆位相の単一パルスとを生成する単一パルス生成部と、
前記単一パルス生成部から前記正位相又は逆位相の単一パルスを入力し、基準パルス列に変調する第1のSAWマッチトフィルタと、前記単一パルス生成部から前記第1のSAWマッチトフィルタと逆位相の単一パルスを入力し、データパルス列に変調する第2、3のSAWマッチトフィルタとからなるパルス変調部と、
前記第1のSAWマッチトフィルタから前記基準パルス列を入力するとともに、前記第2のSAWマッチトフィルタ又は第3のSAWマッチトフィルタのいずれかからデータパルス列を入力して加算する加算部と
を具備することを特徴とする変調回路。
A single pulse generator that generates a single pulse in the positive phase and a single pulse in the reverse phase;
A first SAW matched filter that inputs a single pulse of the positive phase or the reverse phase from the single pulse generation unit and modulates the pulse to a reference pulse train, and the first SAW matched filter from the single pulse generation unit A pulse modulation unit composed of second and third SAW matched filters that input a single pulse having an opposite phase to and modulates the data pulse train,
An adder that inputs the reference pulse train from the first SAW matched filter and inputs and adds a data pulse train from either the second SAW matched filter or the third SAW matched filter. A modulation circuit.
前記単一パルス生成部は、前記単一パルスを生成する単一パルス生成器と、前記単一パルス生成器から単一パルスを入力し、不平衡−平衡変換して正位相の単一パルスと、逆位相の単一パルスとを生成する不平衡−平衡変換器とを具備する
ことを特徴とする請求項1に記載の変調回路。
The single pulse generator includes a single pulse generator that generates the single pulse, a single pulse input from the single pulse generator, and an unbalance-balance conversion to generate a positive-phase single pulse. The modulation circuit according to claim 1, further comprising: an unbalanced-balanced converter that generates a single pulse having an opposite phase.
前記第2のSAWマッチトフィルタは、前記単一パルス生成部から前記第1のSAWマッチトフィルタと逆位相の単一パルスを入力し、前記基準パルス列より所定の時間だけ早くデータパルス列に変調して出力し、
前記第3のSAWマッチトフィルタは、前記単一パルス生成部から前記第1のSAWマッチトフィルタと逆位相の単一パルスを入力し、前記基準パルス列より所定の時間だけ遅くデータパルス列に変調して出力する
ことを特徴とする請求項1又は請求項2に記載の変調回路。
The second SAW matched filter receives a single pulse having a phase opposite to that of the first SAW matched filter from the single pulse generation unit, and modulates the data pulse train by a predetermined time earlier than the reference pulse train. Output,
The third SAW matched filter receives a single pulse having a phase opposite to that of the first SAW matched filter from the single pulse generation unit, and modulates the data pulse train by a predetermined time later than the reference pulse train. The modulation circuit according to claim 1, wherein the modulation circuit outputs the output.
SAWマッチトフィルタを変調回路として用いるUWB無線通信機において、
単一パルス生成部が、正位相の単一パルスと、逆位相の単一パルスとを生成し、
複数のSAWマッチトフィルタからなるパルス変調部が、前記正位相又は逆位相の単一パルスを基準パルス列に変調するとともに、当該変調した単一パルスと逆位相の単一パルスをデータパルス列に変調し、
加算部が、前記基準パルス列と、前記データパルス列とを加算して出力する
ことを特徴とする変調方法。
In a UWB wireless communication device using a SAW matched filter as a modulation circuit,
A single pulse generation unit generates a single pulse having a positive phase and a single pulse having a reverse phase,
A pulse modulation section composed of a plurality of SAW matched filters modulates the single pulse of the positive phase or the reverse phase into a reference pulse train, and modulates the modulated single pulse and the single pulse of the opposite phase into a data pulse train. ,
A modulation method, wherein an adder adds and outputs the reference pulse train and the data pulse train.
単一パルス生成器が単一パルスを生成し、
不平衡−平衡変換器が前記単一パルス生成器から単一パルスを入力し、不平衡−平衡変換して正位相の単一パルスと、逆位相の単一パルスとを生成する
ことを特徴とする請求項4に記載の変調方法。
A single pulse generator generates a single pulse,
An unbalanced-balanced converter receives a single pulse from the single pulse generator and generates unbalanced-balanced conversion to generate a positive-phase single pulse and an anti-phase single pulse. The modulation method according to claim 4.
前記パルス変調部は、第1〜3のSAWマッチトフィルタからなり、
前記第1のSAWマッチトフィルタは、前記正位相又は逆位相の単一パルスを入力して、基準パルス列に変調し、
前記第2のSAWマッチトフィルタは、前記第1のSAWマッチトフィルタと逆位相の単一パルスを入力し、前記基準パルス列より所定の時間だけ早くデータパルス列に変調し、
前記第3のSAWマッチトフィルタは、前記第1のSAWマッチトフィルタと逆位相の単一パルスを入力し、前記基準パルス列より所定の時間だけ遅くデータパルス列に変調する
ことを特徴とする請求項4又は請求項5に記載の変調方法。
The pulse modulation unit includes first to third SAW matched filters,
The first SAW matched filter inputs the positive-phase or anti-phase single pulse and modulates it to a reference pulse train,
The second SAW matched filter receives a single pulse having a phase opposite to that of the first SAW matched filter, and modulates the data pulse train a predetermined time earlier than the reference pulse train,
The third SAW matched filter receives a single pulse having a phase opposite to that of the first SAW matched filter, and modulates it to a data pulse train by a predetermined time later than the reference pulse train. The modulation method according to claim 4 or 5.
JP2004024224A 2004-01-30 2004-01-30 Modulation circuit and modulation method Expired - Fee Related JP4323972B2 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP2004024224A JP4323972B2 (en) 2004-01-30 2004-01-30 Modulation circuit and modulation method

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP2004024224A JP4323972B2 (en) 2004-01-30 2004-01-30 Modulation circuit and modulation method

Publications (2)

Publication Number Publication Date
JP2005217925A JP2005217925A (en) 2005-08-11
JP4323972B2 true JP4323972B2 (en) 2009-09-02

Family

ID=34906978

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2004024224A Expired - Fee Related JP4323972B2 (en) 2004-01-30 2004-01-30 Modulation circuit and modulation method

Country Status (1)

Country Link
JP (1) JP4323972B2 (en)

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP5041285B2 (en) * 2007-04-24 2012-10-03 日立金属株式会社 High frequency components

Also Published As

Publication number Publication date
JP2005217925A (en) 2005-08-11

Similar Documents

Publication Publication Date Title
US8036606B2 (en) Method and apparatus for interference cancellation
US7058368B2 (en) Adaptive feedforward noise cancellation circuit
CN104518808A (en) Equipment and method for eliminating self-interference signals
JPH06291697A (en) Transmitter receiver
JP4910586B2 (en) Transmission / reception device and electronic apparatus using the same
CN114884522A (en) Differential millimeter wave communication architecture and electronic equipment
US8437377B2 (en) Pulse generator, transmitter-receiver, and pulse generation method
JP4323972B2 (en) Modulation circuit and modulation method
JP4646220B2 (en) Modulator, communication device and short-range radar
JP2007215140A (en) Semiconductor integrated circuit and semiconductor integrated circuit for radio communication
KR20010032280A (en) An amplifier and a method of power amplification
RU2229198C1 (en) Method and device for jamming communication channels
US8731507B2 (en) Frequency conversion device for wireless systems
KR100377915B1 (en) Apparatus for mixing frequency in a RF Transceiver
KR100375315B1 (en) Mixer for reducing of distortion
JP2009296237A (en) Interference remover, and communication apparatus
KR100249676B1 (en) Apparatus for leakage signal erasing of local oscillating signal
JP2004080333A (en) Multicarrier transmitter and single carrier transmission method therefor
JP2004080770A (en) Power amplification method, power amplifier, and communication equipment
KR200315703Y1 (en) Interference signal Elimination Circuit of Radio Relay Apparatus using In-phase Elimination Form
JPH11136151A (en) Receiver and transmitter-receiver
KR100591818B1 (en) Apparatus and method for improving the conductive spurious radiation characteristic of a mobile phone
RU49400U1 (en) ULTRA-RADIO RADIO STATION
Gundu Full-Duplex and Self-Interference Cancellation
JP2005217926A (en) Uwb communication system and method

Legal Events

Date Code Title Description
A621 Written request for application examination

Free format text: JAPANESE INTERMEDIATE CODE: A621

Effective date: 20061222

A711 Notification of change in applicant

Free format text: JAPANESE INTERMEDIATE CODE: A711

Effective date: 20061222

A977 Report on retrieval

Free format text: JAPANESE INTERMEDIATE CODE: A971007

Effective date: 20081225

TRDD Decision of grant or rejection written
A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

Effective date: 20090507

A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

A61 First payment of annual fees (during grant procedure)

Free format text: JAPANESE INTERMEDIATE CODE: A61

Effective date: 20090605

R150 Certificate of patent (=grant) or registration of utility model

Free format text: JAPANESE INTERMEDIATE CODE: R150

FPAY Renewal fee payment (prs date is renewal date of database)

Free format text: PAYMENT UNTIL: 20120612

Year of fee payment: 3

LAPS Cancellation because of no payment of annual fees