JP4223347B2 - Frequency converter, receiver and transmitter - Google Patents

Frequency converter, receiver and transmitter Download PDF

Info

Publication number
JP4223347B2
JP4223347B2 JP2003282759A JP2003282759A JP4223347B2 JP 4223347 B2 JP4223347 B2 JP 4223347B2 JP 2003282759 A JP2003282759 A JP 2003282759A JP 2003282759 A JP2003282759 A JP 2003282759A JP 4223347 B2 JP4223347 B2 JP 4223347B2
Authority
JP
Japan
Prior art keywords
frequency
signal
output
degrees
phase difference
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
JP2003282759A
Other languages
Japanese (ja)
Other versions
JP2005051594A (en
Inventor
英司 谷口
千恵美 蔭山
憲治 末松
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Mitsubishi Electric Corp
Original Assignee
Mitsubishi Electric Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Mitsubishi Electric Corp filed Critical Mitsubishi Electric Corp
Priority to JP2003282759A priority Critical patent/JP4223347B2/en
Publication of JP2005051594A publication Critical patent/JP2005051594A/en
Application granted granted Critical
Publication of JP4223347B2 publication Critical patent/JP4223347B2/en
Anticipated expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

Images

Landscapes

  • Manipulation Of Pulses (AREA)
  • Superheterodyne Receivers (AREA)

Description

この発明は、無線送受信機に用いられる周波数変換器、及びその周波数変換器を用いた無線送受信機に関する。   The present invention relates to a frequency converter used in a radio transceiver and a radio transceiver using the frequency converter.

例えば特許公報（特開2000-31854）に記載された従来の周波数変換器及びこれを用いた受信システムでは、図１０に示すように周波数変換器の局部発振信号として、発振器から出力された信号を分周器により周波数を分周して用いるものである。   For example, in a conventional frequency converter described in a patent publication (Japanese Patent Laid-Open No. 2000-31854) and a receiving system using the same, a signal output from an oscillator is used as a local oscillation signal of the frequency converter as shown in FIG. The frequency is divided by a frequency divider and used.

図１０において、２５はアンテナ、２６は低雑音増幅器、２７はバンドパスフィルタ、２８は高周波信号を中間周波数へ変換する第１の周波数変換器、２９ａ，２９ｂは中間周波数信号をベースバンド周波数へ変換する第２の周波数変換器、３０ａ、３０ｂはローパスフィルタ、３１ａ、３１ｂはベースバンド増幅器、３２は復号器、３３は局部発振器、３４は分周器、３５は90度分配器、３６は出力端子である。   In FIG. 10, 25 is an antenna, 26 is a low noise amplifier, 27 is a band pass filter, 28 is a first frequency converter for converting a high frequency signal to an intermediate frequency, and 29a and 29b convert the intermediate frequency signal to a baseband frequency. Second frequency converter, 30a and 30b are low-pass filters, 31a and 31b are baseband amplifiers, 32 is a decoder, 33 is a local oscillator, 34 is a frequency divider, 35 is a 90-degree distributor, and 36 is an output terminal. It is.

以下動作について示す。アンテナ２５で受信した受信信号は、低雑音増幅器２６で増幅された後、バンドパスフィルタ２７にて不要な周波数をフィルタリングし、第１の周波数変換器２８に入力される。第１の周波数変換器２８では、局部発振器３３より出力される局部発振信号と混合し、中間周波数（IF）信号として、第２の周波数変換器２９ａ及び２９ｂに出力する。一方、局部発振器３３より出力された局部発振(LO)信号は分周器３４により分周され、９０度分配器３５により、０度及び９０度の２つの直交信号に分配され、第２の周波数変換器２９ａ及び２９ｂに入力される。第２の周波数変換器２９ａ及び２９ｂにおいては、このLO信号がIF信号と混合されベースバンド信号に変換される。変換されたベースバンド信号はローパスフィルタ３０ａ、３０ｂ及びベースバンド増幅器３１、３１ｂを介して、復号器３２に入力される。   The operation will be described below. The received signal received by the antenna 25 is amplified by the low noise amplifier 26, and then an unnecessary frequency is filtered by the band pass filter 27 and input to the first frequency converter 28. The first frequency converter 28 mixes with the local oscillation signal output from the local oscillator 33 and outputs it as an intermediate frequency (IF) signal to the second frequency converters 29a and 29b. On the other hand, the local oscillation (LO) signal output from the local oscillator 33 is frequency-divided by the frequency divider 34, and is divided into two orthogonal signals of 0 degrees and 90 degrees by the 90-degree distributor 35, and the second frequency. Input to the converters 29a and 29b. In the second frequency converters 29a and 29b, the LO signal is mixed with the IF signal and converted into a baseband signal. The converted baseband signal is input to the decoder 32 via the low pass filters 30a and 30b and the baseband amplifiers 31 and 31b.

なお、前記従来の技術は90度分配器３５が分周器３４の後段に設けられている例について説明したが、他の従来技術として高周波信号を中間周波数に変換する第１の周波数変換器２８の後段に設けられているものもある。   Although the conventional technique has been described with respect to the example in which the 90-degree distributor 35 is provided at the subsequent stage of the frequency divider 34, the first frequency converter 28 that converts a high-frequency signal into an intermediate frequency is another conventional technique. Some are provided in the latter stage.

特開２０００−３１８５４号公報JP 2000-31854 A

上記のような従来の周波数変換器及び受信システムでは、局部発振器の周波数が高い場合には、周波数変換器に局部発振信号を入力する前に、分周器による分周を必要とするために、回路数が多くなるとともに消費電流が大きいという問題点がある。   In the conventional frequency converter and receiving system as described above, when the frequency of the local oscillator is high, before the local oscillation signal is input to the frequency converter, a frequency division by the frequency divider is required. There is a problem that the number of circuits increases and the current consumption increases.

この発明は上記のような課題を解決するためになされたもので、分周器を周波数変換器の一部として用いることにより、高周波送受信機における回路数を減らすことにより小形で消費電流の少ない周波数変換器を実現することを目的とする。   The present invention has been made to solve the above-described problems. By using a frequency divider as a part of the frequency converter, the frequency of the small-sized and low current consumption is reduced by reducing the number of circuits in the high-frequency transceiver. The purpose is to realize a converter.

この発明に係る周波数変換器は、電源端子に出力負荷を介して接続され、局部発振器からの発振信号を２分周する２分周器と、
この２分周器とグランドとの間に、高周波信号を入力し前記２分周器に出力する高周波信号入力部とを備え、
前記高周波信号入力部は、位相が１８０度異なる高周波信号をそれぞれトランジスタを介してグランドに接地された各入力端子で入力して、前記２分周器に出力し、
前記２分周器は、位相が１８０度異なる局部発振信号を入力し、前記高周波信号入力部から入力した位相が１８０度異なる高周波信号の周波数成分と、前記１／２周波数と混合し、出力信号の位相差が、基準位相とする第１の出力信号、この第１の出力信号に対し９０度位相の異なる第２の出力信号、１８０度位相の異なる第３の出力信号及び２７０度位相の異なる第４の信号の４信号を出力し、
前記出力負荷はそれぞれの出力信号に応じて設置され、
前記２分周器の混合信号を出力する出力端子が２分周器と各出力負荷の接続点に備えられたものである。 A frequency converter according to the present invention is connected to a power supply terminal via an output load and divides an oscillation signal from a local oscillator by two ;
A high-frequency signal input unit that inputs a high-frequency signal and outputs the high-frequency signal to the two-frequency divider between the frequency divider and the ground,
The high-frequency signal input unit inputs a high-frequency signal having a phase difference of 180 degrees at each input terminal grounded through a transistor, and outputs the high-frequency signal to the two-frequency divider.
The divide-by-2 input a local oscillation signal having a phase difference of 180 degrees, mixes a frequency component of a high-frequency signal having a phase difference of 180 degrees input from the high-frequency signal input section with the 1/2 frequency, and outputs an output signal Phase difference of the first output signal as a reference phase, a second output signal having a phase difference of 90 degrees with respect to the first output signal, a third output signal having a phase difference of 180 degrees, and a phase difference of 270 degrees 4 signals of the 4th signal are output ,
The output load is installed according to each output signal,
An output terminal for outputting the mixed signal of the two-frequency divider is provided at a connection point between the two-frequency divider and each output load .

この発明に係る周波数変換器は、分周回路が局部発振信号の分周と、分周された信号と高周波信号との混合信号を出力する構成にされたため、回路数が低減可能であり、小形化・低消費電力化に有効である。
また、この発明の周波数変換器を用いて高周波送受信機を構成すれば、高周波送受信機を構成する回路数が低減可能であり、小形化・低消費電力化に有効である。 In the frequency converter according to the present invention, since the frequency dividing circuit is configured to output the frequency of the local oscillation signal and the mixed signal of the frequency-divided signal and the high-frequency signal, the number of circuits can be reduced, and the size can be reduced. This is effective for reducing power consumption.
Further, if a high-frequency transceiver is configured using the frequency converter of the present invention, the number of circuits constituting the high-frequency transceiver can be reduced, which is effective for miniaturization and low power consumption.

実施の形態１．
図１は、この発明の実施の形態１である周波数変換器を示すものである。図１において、１は電源端子、２は高周波(RF)信号入力端子、３は局部発振(LO)信号入力端子、４は高周波(RF)信号入力回路、５はｎ分周回路、６は出力負荷、７は出力信号端子である。 Embodiment 1 FIG.
FIG. 1 shows a frequency converter according to Embodiment 1 of the present invention. In FIG. 1, 1 is a power supply terminal, 2 is a high frequency (RF) signal input terminal, 3 is a local oscillation (LO) signal input terminal, 4 is a high frequency (RF) signal input circuit, 5 is an n divider circuit, and 6 is an output. A load 7 is an output signal terminal.

以下、動作及び効果について説明する。本実施の形態１における周波数変換器は、高周波（RF）信号入力端子２を介して高周波（RF）信号入力回路４に入力された周波数f1を有する高周波（RF）信号と、局部発振(LO)信号入力端子３を介してｎ分周回路５に入力された周波数f2を有する局部発振(LO)信号とをｎ分周回路５で混合し、周波数f1±（f2／ｎ）の信号が出力信号端子７より取り出されるものである。 Hereinafter, operations and effects will be described. The frequency converter according to the first embodiment includes a high frequency (RF) signal having a frequency f 1 input to a high frequency (RF) signal input circuit 4 via a high frequency (RF) signal input terminal 2 and a local oscillation (LO). ) The local oscillation (LO) signal having the frequency f 2 input to the n frequency dividing circuit 5 through the signal input terminal 3 is mixed by the n frequency dividing circuit 5, and the frequency f 1 ± (f 2 / n) is mixed. A signal is taken out from the output signal terminal 7.

また、本実施の形態１における周波数変換器では、直流電圧が電源端子１より出力負荷６を介して、高周波信号入力回路４及びｎ分周回路５にそれぞれ供給される。従来の周波数変換器では、周波数混合に用いる局部発振器あるいはPLLの周波数が所望のLO信号周波数よりも高い場合には、周波数変換器の前段にて分周回路を配置し、所望周波数になるように分周した後、LO信号として周波数変換器のLO信号入力部に入力されていた。本実施の形態１における周波数変換器では、分周回路を周波数変換器の一部として用いるため、高周波送受信機を構成する回路数が低減可能であり、小形化・低消費電力化に有効である。   In the frequency converter according to the first embodiment, a DC voltage is supplied from the power supply terminal 1 to the high frequency signal input circuit 4 and the n frequency dividing circuit 5 via the output load 6. In the conventional frequency converter, when the frequency of the local oscillator or PLL used for frequency mixing is higher than the desired LO signal frequency, a frequency divider is arranged in the previous stage of the frequency converter so that the desired frequency is obtained. After frequency division, the signal was input to the LO signal input section of the frequency converter as the LO signal. In the frequency converter according to the first embodiment, since the frequency dividing circuit is used as a part of the frequency converter, the number of circuits constituting the high-frequency transmitter / receiver can be reduced, which is effective for downsizing and low power consumption. .

実施の形態２．
図２は、この発明の実施の形態２である周波数変換器を示すものである。構成及び動作は、基本的に実施の形態１と同様であるが、RF信号入力回路４は位相の１８０度異なる差動高周波(RF)信号が高周波(RF)信号入力端子２ａ、２ｂより入力され、ｎ分周回路５も同様に位相の１８０度異なる差動LO信号が局部発振(LO)信号入力端子３ａ、３ｂより入力される。また、ｎ分周回路５は局部発振(LO)信号入力端子３ａ、３ｂより入力された位相の１８０度異なるそれぞれの差動LO信号の１／２の周波数で、位相がそれぞれ０、９０、１８０、２７０度に分周された信号を生成すると共に、RF信号入力回路４から入力された位相の１８０度異なる差動高周波(RF)信号を混合し、４つの異なる位相（０度、９０度、１８０度、２７０度）の信号が出力端子７ａ〜７ｄより出力される。
出力負荷６は出力端子７ａ〜７ｄに対応して６ａ〜６ｄの４個が設けられる。 Embodiment 2. FIG.
FIG. 2 shows a frequency converter according to the second embodiment of the present invention. The configuration and operation are basically the same as those in the first embodiment, but the RF signal input circuit 4 receives differential high frequency (RF) signals that are 180 degrees out of phase from the high frequency (RF) signal input terminals 2a and 2b. Similarly, the n frequency dividing circuit 5 also receives a differential LO signal having a phase difference of 180 degrees from the local oscillation (LO) signal input terminals 3a and 3b. Further, the n divider circuit 5 has a phase of 0, 90, 180 at half the frequency of each differential LO signal having a phase difference of 180 degrees inputted from the local oscillation (LO) signal input terminals 3a, 3b. A signal divided by 270 degrees is generated and a differential high frequency (RF) signal having a phase difference of 180 degrees input from the RF signal input circuit 4 is mixed to obtain four different phases (0 degrees, 90 degrees, 180 degrees and 270 degrees) are output from the output terminals 7a to 7d.
The output load 6 is provided with four terminals 6a to 6d corresponding to the output terminals 7a to 7d.

このような構成にすることにより、従来において周波数変換器のLO信号入力部あるいはRF信号入力部に必要とされる９０度分配器３５が不要となり、さらに従来は第２の周波数変換器２９ａ、２９ｂ及び分周器３４が必要とされていたが、ｎ分周回路５のひとつで良いため、さらなる回路数の低減による、小形化・低消費電力化が可能である。   With such a configuration, the 90-degree distributor 35 that is conventionally required for the LO signal input section or the RF signal input section of the frequency converter becomes unnecessary, and the second frequency converters 29a and 29b are conventionally used. However, since only one of the n frequency divider circuits 5 is required, the size and power consumption can be reduced by further reducing the number of circuits.

実施例１．
図３は、実施の形態２における高周波(RF)信号入力回路４の実施例１を示すものである。図３においては、高周波(RF)信号入力回路４を１対の高周波(RF)信号入力用トランジスタ１２ａ、１２ｂにて構成したものである。なお、電源端子１、高周波信号入力端子２ａ、２ｂ、局部発振(LO)信号入力端子３ａ、３ｂ、ｎ分周回路５、出力負荷６ａ〜６ｄ、出力信号端子７ａ〜７ｄは、図２に示すものと同様である。 Example 1.
FIG. 3 shows Example 1 of the radio frequency (RF) signal input circuit 4 in the second embodiment. In FIG. 3, the high frequency (RF) signal input circuit 4 is constituted by a pair of high frequency (RF) signal input transistors 12a and 12b. The power supply terminal 1, high-frequency signal input terminals 2a and 2b, local oscillation (LO) signal input terminals 3a and 3b, n frequency dividing circuit 5, output loads 6a to 6d, and output signal terminals 7a to 7d are shown in FIG. It is the same as that.

これにより、トランジスタに適当なベースバイアスを印加することにより実施の形態２における周波数変換器は利得を有することができる。   Thereby, the frequency converter in Embodiment 2 can have a gain by applying an appropriate base bias to the transistor.

実施例２．
また図４に示すように高周波(RF)信号入力用トランジスタ１２ａ、１２ｂのエミッタに定電流源１３ａ、１３ｂを接続することにより周波数変換器を構成する素子のバラツキに対し特性変動を抑圧することができる。なおここでは高周波(RF)入力用トランジスタ１２ａ、１２ｂとしてバイポーラトランジスタを用いているが、電界効果トランジスタ(FET)を用いても同様の効果が得られる。 Example 2
Further, as shown in FIG. 4, by connecting the constant current sources 13a and 13b to the emitters of the high frequency (RF) signal input transistors 12a and 12b, it is possible to suppress the characteristic variation with respect to the variation of the elements constituting the frequency converter. it can. Here, bipolar transistors are used as the high-frequency (RF) input transistors 12a and 12b, but the same effect can be obtained by using a field effect transistor (FET).

実施例３．
また図５に示すように、高周波(RF)信号入力用トランジスタ１２ａ、１２ｂに代えて、高周波(RF)信号入力用抵抗１４ａ、１４ｂを用いることによりトランジスタを用いる場合に比べて良好な飽和・ひずみ特性を得ることができる。 Example 3 FIG.
Further, as shown in FIG. 5, by using high-frequency (RF) signal input resistors 14a and 14b in place of the high-frequency (RF) signal input transistors 12a and 12b, satisfactory saturation and distortion can be obtained as compared with the case where transistors are used. Characteristics can be obtained.

実施例４．
さらに図６に示すように、高周波(RF)信号入力用トランジスタ１２ａ、１２ｂに代えて、高周波(RF)信号入力用インダクタ１５ａ、１５ｂを用いることにより実施例３と同様にトランジスタを用いる場合に比べて良好な飽和・ひずみ特性を得ることができる。 Example 4
Further, as shown in FIG. 6, by using high frequency (RF) signal input inductors 15a and 15b in place of the high frequency (RF) signal input transistors 12a and 12b, as compared with the case of using transistors as in the third embodiment. And good saturation / strain characteristics can be obtained.

実施の形態３．
図７は、この発明の実施の形態３における周波数変換器を示すものである。図７において、２ａ、２ｂは高周波(RF)信号入力端子、３ａ、３ｂは局部発振(LO)信号入力端子、７ａ〜７ｂは出力信号端子、１２ａ、１２ｂは高周波(RF)信号入力回路４を構成する高周波(RF)信号入力用トランジスタ、１６ａ、１６ｂはｎ分周回路５としての２分周回路を構成するDフリップフロップ回路である。 Embodiment 3 FIG.
FIG. 7 shows a frequency converter according to Embodiment 3 of the present invention. In FIG. 7, 2a and 2b are radio frequency (RF) signal input terminals, 3a and 3b are local oscillation (LO) signal input terminals, 7a to 7b are output signal terminals, and 12a and 12b are radio frequency (RF) signal input circuits 4. The high-frequency (RF) signal input transistors 16 a and 16 b are D flip-flop circuits that constitute a divide-by-2 circuit as the n-divide-by circuit 5.

本実施の形態３における周波数変換器は、実施の形態２の実施例１におけるｎ分周回路５をDフリップフロップ回路２個から成る２分周回路としたものである。高周波(RF)信号入力端子２ａ、２ｂを介して高周波(RF)信号入力用トランジスタ12ａ、１２ｂに入力された周波数f1を有する１８０度位相の異なる差動RF信号と、局部発振(LO)信号入力端子３ａ、３ｂを介して２分周回路５に入力された周波数f2を有する１８０度位相の異なる差動LO信号とを混合し、４つの異なる位相（０度、９０度、１８０度、２７０度）を有する周波数f1±（f2／２）の信号が出力信号端子７ａ〜７ｄより取り出されるものである。 In the frequency converter according to the third embodiment, the n divider circuit 5 in the first embodiment of the second embodiment is a two-divider circuit composed of two D flip-flop circuits. A differential RF signal having a frequency f 1 having a frequency f 1 input to the high frequency (RF) signal input transistors 12a and 12b via the high frequency (RF) signal input terminals 2a and 2b, and a local oscillation (LO) signal A differential LO signal having a phase of 180 degrees and having a frequency f 2 input to the frequency divider circuit 5 via the input terminals 3a and 3b is mixed, and four different phases (0 degree, 90 degrees, 180 degrees, signal of the frequency f 1 ± (f 2/2 ) having a 270 degrees) in which is taken out from the output signal terminal 7a to 7d.

なお、本実施の形態３では、Dフリップフロップ回路１６ａ、１６ｂを用いているが、分周機能を有する他の回路構成を用いても、この実施の形態３と同様の効果が得られる。   Although the D flip-flop circuits 16a and 16b are used in the third embodiment, the same effects as those of the third embodiment can be obtained even if other circuit configurations having a frequency dividing function are used.

実施の形態４．
図８は、この発明の実施の形態４における周波数変換器を示したもので、実施の形態３の周波数変換器における２分周回路５を構成するDフリップフロップ回路１６ａ、１６ｂの具体的回路例を示したものである。図８において、２ａ、２ｂは高周波(RF)信号入力端子、３ａ、３ｂは局部発振(LO)信号入力端子、７ａ〜７ｄは出力信号端子、１２ａ、１２ｂは高周波(RF)信号入力回路４を構成する高周波(RF)信号入力用トランジスタ、１６ａ、１６ｂはバイポーラトランジスタにて構成したDフリップフロップ回路、５は前記Dフリップフリップ回路１６ａ、１６ｂの２つから成るｎ分周回路としての２分周回路、１は電圧源である。 Embodiment 4 FIG.
FIG. 8 shows a frequency converter according to the fourth embodiment of the present invention. Specific circuit examples of the D flip-flop circuits 16a and 16b constituting the divide-by-2 circuit 5 in the frequency converter according to the third embodiment. Is shown. In FIG. 8, 2a and 2b are high frequency (RF) signal input terminals, 3a and 3b are local oscillation (LO) signal input terminals, 7a to 7d are output signal terminals, and 12a and 12b are high frequency (RF) signal input circuits 4. A high-frequency (RF) signal input transistor, 16a and 16b are D flip-flop circuits composed of bipolar transistors, and 5 is a divide-by-2 circuit as an n-divider circuit consisting of the D flip-flop circuits 16a and 16b. A circuit 1 is a voltage source.

なお、Dフリップフロップ回路１６ａはスイッチングトランジスタ２０ａ〜２０ｆ及び負荷抵抗２１ａ、２１ｂから構成され、Dフリップフロップ回路１６ｂはスイッチングトランジスタ２２ａ〜２２ｆ及び負荷抵抗２３ａ、２３ｂから構成される。
また、負荷抵抗２１ａ、２１ｂ及び２３ａ、２３ｂは図２に示す出力負荷６６ａ〜６ｄの機能を備えるものである。 The D flip-flop circuit 16a includes switching transistors 20a to 20f and load resistors 21a and 21b, and the D flip-flop circuit 16b includes switching transistors 22a to 22f and load resistors 23a and 23b.
Further, the load resistors 21a, 21b and 23a, 23b have the functions of the output loads 66a to 6d shown in FIG.

以下動作について述べる。一般的なDフリップフロップ回路を用いた２分周回路は、図８におけるＤフリップフロップ回路１６ａ、１６ｂ及び電圧源１から成り、スイッチングトランジスタ２０ａ及び２０ｂの共通エミッタ及び、スイッチングトランジスタ２２ａ及び２２ｂの共通エミッタはそれぞれ定電流源に接続されている。Dフリップフロップ回路のクロック端子（ここではLO端子として示している端子）から入力した信号は、それぞれ２つの異なる位相（０、１８０度）を有し、その信号周期が入力信号の半分、すなわち１／２の周波数として負荷抵抗２１ａ、２１ｂ及び２３ａ、２３ｂより出力される。   The operation will be described below. A divide-by-2 circuit using a general D flip-flop circuit is composed of the D flip-flop circuits 16a and 16b and the voltage source 1 in FIG. 8, and the common emitter of the switching transistors 20a and 20b and the common of the switching transistors 22a and 22b. Each emitter is connected to a constant current source. Signals input from the clock terminal (terminal shown here as the LO terminal) of the D flip-flop circuit each have two different phases (0, 180 degrees), and the signal period is half of the input signal, that is, 1 Is output from the load resistors 21a, 21b and 23a, 23b as a frequency of / 2.

この実施の形態４では、前記Dフリップフロップ回路１６ａの前記スイッチングトランジスタ２０ａ及び２０ｂの共通エミッタにＲＦ入力用トランジスタ１２ａのコレクタ端子を接続し、前記Dフリップフロップ回路１６ｂの前記スイッチングトランジスタ２２ａ及び２２ｂの共通エミッタにＲＦ入力用トランジスタ１２ｂのコレクタ端子を接続する。
また、前記スイッチングトランジスタ２０ａ及び２２ａのベース端子より入力端子３ｂからのLO信号を入力し、前記スイッチングトランジスタ２０ｂ及び２２ｂのベース端子より入力端子３ａから入力端子３ｂのLO信号とは１８０度位相の異なるLO信号を入力する。 In the fourth embodiment, the collector terminal of the RF input transistor 12a is connected to the common emitter of the switching transistors 20a and 20b of the D flip-flop circuit 16a, and the switching transistors 22a and 22b of the D flip-flop circuit 16b are connected. The collector terminal of the RF input transistor 12b is connected to the common emitter.
Further, the LO signal from the input terminal 3b is inputted from the base terminals of the switching transistors 20a and 22a, and the phase of the LO signal from the input terminal 3a to the input terminal 3b is 180 degrees different from the base terminals of the switching transistors 20b and 22b. Input the LO signal.

この様な構成にすることにより、LO入力信号端子３ａ、３ｂより入力されるLO信号の１／２の周波数で、位相がそれぞれ０、９０、１８０、２７０度に分周されたDフリップフロップ回路にて生成される信号と、前記RF信号入力用トランジスタのコレクタ端子に流れるRF信号とが混合され、負荷抵抗２１ａ、２１ｂ及び２３ａ、２３ｂより混合信号が出力信号端子７ａ〜７ｄに出力されるものである。   With this configuration, a D flip-flop circuit whose phase is divided into 0, 90, 180, and 270 degrees, respectively, at half the frequency of the LO signal input from the LO input signal terminals 3a and 3b. And the RF signal flowing through the collector terminal of the RF signal input transistor are mixed, and the mixed signal is output from the load resistors 21a, 21b and 23a, 23b to the output signal terminals 7a to 7d. It is.

なお、本実施の形態４では、スイッチ用トランジスタ及びRF信号入力用トランジスタとして、バイポーラトランジスタを用いているが、電界効果トランジスタを用いることも可能である。また、RF信号入力用トランジスタは実施の形態２の実施例３や実施例４に示したように、抵抗あるいはインダクタとしてもよい。   In the fourth embodiment, bipolar transistors are used as the switching transistor and the RF signal input transistor. However, a field effect transistor may be used. Further, the RF signal input transistor may be a resistor or an inductor as shown in Example 3 and Example 4 of the second embodiment.

また、前記実施の形態１〜４は何れも高周波受信機に用いられる周波数変換器の例について述べたが、高周波信号入力回路４を中間周波数あるいはベースバンド周波数入力回路とし、高周波(RF)信号入力端子２に中間周波数あるいはベースバンド周波数を入力することにより、送信機用の周波数変換器として使用できることは論を俟たない。   In the first to fourth embodiments, the example of the frequency converter used in the high frequency receiver has been described. However, the high frequency signal input circuit 4 is an intermediate frequency or baseband frequency input circuit, and a high frequency (RF) signal input is performed. Needless to say, by inputting an intermediate frequency or baseband frequency to the terminal 2, it can be used as a frequency converter for a transmitter.

実施の形態５．
図９は、この発明の実施の形態５である受信機を示すものである。図９において、２５はアンテナ、２６は低雑音増幅器、２７はバンドパスフィルタ、３０はローパスフィルタ、３１はベースバンド増幅器、３２は復号器、３３は局部発振器、３４は周波数変換器、３６は出力端子である。
なお、周波数変換器３４には前記実施の形態１〜４の何れかが用いられる。 Embodiment 5 FIG.
FIG. 9 shows a receiver according to Embodiment 5 of the present invention. In FIG. 9, 25 is an antenna, 26 is a low noise amplifier, 27 is a band pass filter, 30 is a low pass filter, 31 is a baseband amplifier, 32 is a decoder, 33 is a local oscillator, 34 is a frequency converter, and 36 is an output. Terminal.
Any one of the first to fourth embodiments is used for the frequency converter 34.

以下動作について示す。アンテナ２５で受信した受信(RF)信号は、低雑音増幅器２６で増幅された後、バンドパスフィルタ２７にて不要な周波数をフィルタリングし、周波数変換器３４に入力される。一方、局部発振器３３より出力された局部発振(LO)信号は周波数変換器３４に入力され、周波数変換器３４により、０度及び９０度の２つの直交信号に分配され、このLO信号が受信(RF)信号と混合されベースバンド信号に変換される。変換されたベースバンド信号はローパスフィルタ３０ａ、３０ｂ及びベースバンド増幅器３１ａ、３１ｂを介して、復号器３２に入力され、復号器３２で復調されて出力端子３６から出力される。
に出力する。 The operation will be described below. The reception (RF) signal received by the antenna 25 is amplified by the low noise amplifier 26, and then an unnecessary frequency is filtered by the band pass filter 27 and input to the frequency converter 34. On the other hand, the local oscillation (LO) signal output from the local oscillator 33 is input to the frequency converter 34, and is divided into two orthogonal signals of 0 degree and 90 degrees by the frequency converter 34, and this LO signal is received ( RF) signal and mixed to baseband signal. The converted baseband signal is input to the decoder 32 via the low-pass filters 30a and 30b and the baseband amplifiers 31a and 31b, demodulated by the decoder 32, and output from the output terminal 36.
Output to.

なお、前記実施の形態５は受信機について説明したが、この受信機は信号の流れを逆にすれば、送信機として使用可能である。   In addition, although the said Embodiment 5 demonstrated the receiver, this receiver can be used as a transmitter if the signal flow is reversed.

この発明に係る周波数変換器は、分周回路が局部発振信号の分周と、分周された信号と高周波信号との混合信号を出力する構成のため、回路数が低減され小形化・低消費電力化が図れ、移動通信システムの送受信機に適用すれば送受信機の小形化・低消費電力化に有効である。   In the frequency converter according to the present invention, the frequency divider circuit is configured to output the frequency of the local oscillation signal and a mixed signal of the frequency-divided signal and the high-frequency signal. If power can be achieved and it is applied to a transceiver of a mobile communication system, it is effective for downsizing and low power consumption of the transceiver.

この発明の周波数変換器の実施の形態１を示す構成図である。It is a block diagram which shows Embodiment 1 of the frequency converter of this invention. この発明の周波数変換器の実施の形態２を示す構成図である。It is a block diagram which shows Embodiment 2 of the frequency converter of this invention. 実施の形態２におけるRF信号入力回路４の実施例１を示す構成図である。6 is a configuration diagram illustrating Example 1 of an RF signal input circuit 4 according to Embodiment 2. FIG. 実施の形態２におけるRF信号入力回路４の実施例２を示す構成図である。6 is a configuration diagram illustrating Example 2 of the RF signal input circuit 4 according to Embodiment 2. FIG. 実施の形態２におけるRF信号入力回路４の実施例３を示す構成図である。6 is a configuration diagram illustrating Example 3 of the RF signal input circuit 4 according to Embodiment 2. FIG. 実施の形態２におけるRF信号入力回路４の実施例４を示す構成図である。6 is a configuration diagram illustrating Example 4 of the RF signal input circuit 4 according to Embodiment 2. FIG. この発明の実施の形態３における周波数変換器を示す回路図である。It is a circuit diagram which shows the frequency converter in Embodiment 3 of this invention. この発明の実施の形態４における周波数変換器を示す回路図である。It is a circuit diagram which shows the frequency converter in Embodiment 4 of this invention. この発明の実施の形態５における受信機のブロック図である。It is a block diagram of the receiver in Embodiment 5 of this invention. 従来の周波数変換器を用いた受信機のブロック図である。It is a block diagram of the receiver using the conventional frequency converter.

符号の説明Explanation of symbols

１ 電源端子、２、２ａ、２ｂ 高周波(RF)信号入力端子、３、３ａ、３ｂ 局部発振(LO)信号入力端子、４ 高周波(RF)信号入力回路、５ ｎ分周回路、６、６ａ〜６ｄ 出力負荷、７、７ａ〜７ｄ 出力信号端子、８ａ、８ｂ 周波数変換器、９、３３ 局部発振器、１０ ０度分配器、１１ ９０度分配器、１２ａ、１２ｂ RF信号入力用トランジスタ、１６ａ、１６ｂ Dフリップフロップ回路、２０ａ〜２０ｆ、２２ａ〜２２ｆ スイッチングトランジスタ、２１ａ、２１ｂ、２３ａ、２３ｂ 負荷抵抗、２５ アンテナ、２６ 低雑音増幅器、２７ バンドパスフィルタ、２８ 第１の周波数変換器、２９ 第２の周波数変換器、３０ ローパスフィルタ、３１ ベースバンド増幅器、３２ 復号器。   1 power supply terminal, 2, 2a, 2b high frequency (RF) signal input terminal, 3, 3a, 3b local oscillation (LO) signal input terminal, 4 high frequency (RF) signal input circuit, 5 n frequency dividing circuit, 6, 6a to 6d output load, 7, 7a to 7d output signal terminal, 8a, 8b frequency converter, 9, 33 local oscillator, 100 degree distributor, 11 90 degree distributor, 12a, 12b RF signal input transistor, 16a, 16b D flip-flop circuit, 20a to 20f, 22a to 22f switching transistor, 21a, 21b, 23a, 23b load resistance, 25 antenna, 26 low noise amplifier, 27 band pass filter, 28 first frequency converter, 29 second Frequency converter, 30 low-pass filter, 31 baseband amplifier, 32 decoder.

Claims (7)

電源端子に出力負荷を介して接続され、局部発振器からの発振信号を２分周する２分周器と、
この２分周器とグランドとの間に、高周波信号を入力し前記２分周器に出力する高周波信号入力部とを備え、
前記高周波信号入力部は、位相が１８０度異なる高周波信号をそれぞれトランジスタを介してグランドに接地された別個の入力端子で入力して、それぞれ前記２分周器に出力し、
前記２分周器は、位相が１８０度異なる局部発振信号を入力し、前記高周波信号入力部から入力した位相が１８０度異なる高周波信号の周波数成分と、前記１／２周波数と混合し、出力信号の位相差が、基準位相とする第１の出力信号、この第１の出力信号に対し９０度位相の異なる第２の出力信号、１８０度位相の異なる第３の出力信号及び２７０度位相の異なる第４の信号の４信号を出力し、
前記出力負荷はそれぞれの出力信号に応じて設置され、
前記２分周器の混合信号を出力する出力端子が２分周器と各出力負荷の接続点に備えられたことを特徴とする周波数変換器。 A divide-by- 2 divider connected to the power supply terminal via an output load and dividing the oscillation signal from the local oscillator by two ;
A high-frequency signal input unit that inputs a high-frequency signal and outputs the high-frequency signal to the two-frequency divider between the frequency divider and the ground,
The high-frequency signal input unit inputs a high-frequency signal having a phase difference of 180 degrees through a separate input terminal grounded through a transistor, and outputs the high-frequency signal to the two-frequency divider.
The divide-by-2 circuit receives local oscillation signals whose phases are different by 180 degrees, mixes the frequency components of the high-frequency signals whose phases are different from the high-frequency signal input section by 180 degrees, and the 1/2 frequency, and outputs an output signal Phase difference of the first output signal as a reference phase, a second output signal having a phase difference of 90 degrees with respect to the first output signal, a third output signal having a phase difference of 180 degrees, and a phase difference of 270 degrees 4 signals of the 4th signal are output ,
The output load is installed according to each output signal,
An output terminal for outputting a mixed signal of the ½ divider is provided at a connection point between the ½ divider and each output load . 電源端子に出力負荷を介して接続され、局部発振器からの発振信号を２分周する２分周器と、  A divide-by-2 divider connected to the power supply terminal via an output load and dividing the oscillation signal from the local oscillator by two;
この２分周器とグランドとの間に、高周波信号を入力し前記２分周器に出力する高周波信号入力部とを備え、  A high-frequency signal input unit that inputs a high-frequency signal and outputs the high-frequency signal to the two-frequency divider between the frequency divider and the ground,
前記高周波信号入力部は、位相が１８０度異なる高周波信号をそれぞれ抵抗を介してグランドに接地された別個の入力端子で入力して、それぞれ前記２分周器に出力し、  The high-frequency signal input unit inputs a high-frequency signal having a phase difference of 180 degrees through a separate input terminal grounded to a ground through a resistor, and outputs the high-frequency signal to the two-frequency divider,
前記２分周器は、位相が１８０度異なる局部発振信号を入力し、前記高周波信号入力部から入力した位相が１８０度異なる高周波信号の周波数成分と、前記１／２周波数と混合し、出力信号の位相差が、基準位相とする第１の出力信号、この第１の出力信号に対し９０度位相の異なる第２の出力信号、１８０度位相の異なる第３の出力信号及び２７０度位相の異なる第４の信号の４信号を出力し、  The divide-by-2 input a local oscillation signal having a phase difference of 180 degrees, mixes a frequency component of a high-frequency signal having a phase difference of 180 degrees input from the high-frequency signal input section with the 1/2 frequency, and outputs an output signal Phase difference of the first output signal as a reference phase, a second output signal having a phase difference of 90 degrees with respect to the first output signal, a third output signal having a phase difference of 180 degrees, and a phase difference of 270 degrees 4 signals of the 4th signal are output,
前記出力負荷はそれぞれの出力信号に応じて設置され、  The output load is installed according to each output signal,
前記２分周器の混合信号を出力する出力端子が２分周器と各出力負荷の接続点に備えられたことを特徴とする周波数変換器。  An output terminal for outputting a mixed signal of the frequency divider is provided at a connection point between the frequency divider and each output load. 電源端子に出力負荷を介して接続され、局部発振器からの発振信号を２分周する２分周器と、  A divide-by-2 divider connected to the power supply terminal via an output load and dividing the oscillation signal from the local oscillator by two;
この２分周器とグランドとの間に、高周波信号を入力し前記２分周器に出力する高周波信号入力部とを備え、  A high-frequency signal input unit that inputs a high-frequency signal and outputs the high-frequency signal to the two-frequency divider between the frequency divider and the ground,
前記高周波信号入力部は、位相が１８０度異なる高周波信号をそれぞれインダクタを介してグランドに接地された別個の入力端子で入力して、それぞれ前記２分周器に出力し、  The high-frequency signal input unit inputs a high-frequency signal having a phase difference of 180 degrees via a separate input terminal grounded to the ground via an inductor, and outputs the high-frequency signal to the divide-by-2, respectively.
前記２分周器は、位相が１８０度異なる局部発振信号を入力し、前記高周波信号入力部から入力した位相が１８０度異なる高周波信号の周波数成分と、前記１／２周波数と混合し、出力信号の位相差が、基準位相とする第１の出力信号、この第１の出力信号に対し９０度位相の異なる第２の出力信号、１８０度位相の異なる第３の出力信号及び２７０度位相の異なる第４の信号の４信号を出力し、  The divide-by-2 input a local oscillation signal having a phase difference of 180 degrees, mixes a frequency component of a high-frequency signal having a phase difference of 180 degrees input from the high-frequency signal input section with the 1/2 frequency, and outputs an output signal Phase difference of the first output signal as a reference phase, a second output signal having a phase difference of 90 degrees with respect to the first output signal, a third output signal having a phase difference of 180 degrees, and a phase difference of 270 degrees 4 signals of the 4th signal are output,
前記出力負荷はそれぞれの出力信号に応じて設置され、  The output load is installed according to each output signal,
前記２分周器の混合信号を出力する出力端子が２分周器と各出力負荷の接続点に備えられたことを特徴とする周波数変換器。  An output terminal for outputting a mixed signal of the frequency divider is provided at a connection point between the frequency divider and each output load. 前記２分周器に、フリップフロップ回路を用いることを特徴とする請求項１乃至３の何れか１項に記載の周波数変換器。 The frequency converter according to any one of claims 1 to 3, wherein a flip-flop circuit is used for the frequency divider. 受信信号を周波数変換器でベースバンド信号に変換し、復号器で復調する受信機において、前記周波数変換器は請求項１乃至４の何れか１項に記載の周波数変換器が用いられることを特徴とする受信機。 5. A receiver that converts a received signal into a baseband signal by a frequency converter and demodulates the signal by a decoder, wherein the frequency converter according to any one of claims 1 to 4 is used. And receiver. 前記高周波信号入力部を中間周波数あるいはベースバンド周波数入力部とし、送信機用周波数変換器とすることを特徴とする請求項１乃至４の何れか１項に記載の周波数変換器。 5. The frequency converter according to claim 1, wherein the high-frequency signal input unit is an intermediate frequency or baseband frequency input unit, and is a transmitter frequency converter. 6. ベースバンド信号を変調器で変調し、周波数変換器で高周波信号に変換してアンテナで送信する送信機において、前記周波数変換器は請求項６に記載の周波数変換器が用いられることを特徴とする送信機。 A transmitter that modulates a baseband signal with a modulator, converts the baseband signal into a high-frequency signal with a frequency converter, and transmits the signal with an antenna, wherein the frequency converter according to claim 6 is used. Transmitter.
JP2003282759A 2003-07-30 2003-07-30 Frequency converter, receiver and transmitter Expired - Lifetime JP4223347B2 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP2003282759A JP4223347B2 (en) 2003-07-30 2003-07-30 Frequency converter, receiver and transmitter

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP2003282759A JP4223347B2 (en) 2003-07-30 2003-07-30 Frequency converter, receiver and transmitter

Publications (2)

Publication Number Publication Date
JP2005051594A JP2005051594A (en) 2005-02-24
JP4223347B2 true JP4223347B2 (en) 2009-02-12

Family

ID=34267868

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2003282759A Expired - Lifetime JP4223347B2 (en) 2003-07-30 2003-07-30 Frequency converter, receiver and transmitter

Country Status (1)

Country Link
JP (1) JP4223347B2 (en)

Families Citing this family (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP5221441B2 (en) * 2009-04-24 2013-06-26 株式会社東芝 Semiconductor integrated circuit
JP6004968B2 (en) * 2013-02-27 2016-10-12 パナソニック株式会社 Receiving machine

Also Published As

Publication number Publication date
JP2005051594A (en) 2005-02-24

Similar Documents

Publication Publication Date Title
JP4212557B2 (en) Transmission circuit and transceiver using the same
US6606489B2 (en) Differential to single-ended converter with large output swing
US6807406B1 (en) Variable gain mixer circuit
Stetzler et al. A 2.7-4.5 V single chip GSM transceiver RF integrated circuit
US6947720B2 (en) Low noise mixer circuit with improved gain
US7471939B2 (en) Multiplier and radio communication apparatus using the same
JP4881596B2 (en) Bidirectional frequency converter and radio using the same
US7570188B2 (en) Common mode management between a current-steering DAC and transconductance filter in a transmission system
US7218163B2 (en) Radio-frequency mixer arrangement
US7877065B2 (en) Signal processing circuit and communication device using the same
CA2338564A1 (en) Single chip cmos transmitter/receiver and vco-mixer structure
US20060091944A1 (en) I/Q quadrature demodulator
US20040174199A1 (en) Multiplier circuit
US8380157B2 (en) Up-conversion mixer with signal processing
US7463696B2 (en) Transmission arrangement
US11374536B2 (en) Zero IF transmitter with decoupling between mixer and programmable gain stage
US5736840A (en) Phase shifter and communication system using the phase shifter
US6754478B1 (en) CMOS low noise amplifier
JP4223347B2 (en) Frequency converter, receiver and transmitter
US8260218B2 (en) Mixer circuit and RF transmitter using such mixer circuit
JP4162588B2 (en) Receiver and transmitter
US5650714A (en) Orthogonal signal generation system
JP2004357025A (en) Receiver
JP4245342B2 (en) Mixer, receiver and transmitter
JP4385521B2 (en) Transceiver

Legal Events

Date Code Title Description
A621 Written request for application examination

Free format text: JAPANESE INTERMEDIATE CODE: A621

Effective date: 20060626

A131 Notification of reasons for refusal

Free format text: JAPANESE INTERMEDIATE CODE: A131

Effective date: 20080527

A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20080728

A131 Notification of reasons for refusal

Free format text: JAPANESE INTERMEDIATE CODE: A131

Effective date: 20080819

A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20081017

TRDD Decision of grant or rejection written
A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

Effective date: 20081118

A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

A61 First payment of annual fees (during grant procedure)

Free format text: JAPANESE INTERMEDIATE CODE: A61

Effective date: 20081119

R150 Certificate of patent or registration of utility model

Free format text: JAPANESE INTERMEDIATE CODE: R150

Ref document number: 4223347

Country of ref document: JP

Free format text: JAPANESE INTERMEDIATE CODE: R150

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20111128

Year of fee payment: 3

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20121128

Year of fee payment: 4

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20121128

Year of fee payment: 4

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20131128

Year of fee payment: 5

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

EXPY Cancellation because of completion of term