JP4169249B2 - Method of manufacturing phase change type memory device and memory device manufactured by the method - Google Patents

Method of manufacturing phase change type memory device and memory device manufactured by the method Download PDF

Info

Publication number
JP4169249B2
JP4169249B2 JP2001349993A JP2001349993A JP4169249B2 JP 4169249 B2 JP4169249 B2 JP 4169249B2 JP 2001349993 A JP2001349993 A JP 2001349993A JP 2001349993 A JP2001349993 A JP 2001349993A JP 4169249 B2 JP4169249 B2 JP 4169249B2
Authority
JP
Japan
Prior art keywords
substrate
convex
contact layer
resin
stripe pattern
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
JP2001349993A
Other languages
Japanese (ja)
Other versions
JP2003151182A (en
Inventor
雄大 山下
正典 赤田
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Dai Nippon Printing Co Ltd
Original Assignee
Dai Nippon Printing Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Dai Nippon Printing Co Ltd filed Critical Dai Nippon Printing Co Ltd
Priority to JP2001349993A priority Critical patent/JP4169249B2/en
Publication of JP2003151182A publication Critical patent/JP2003151182A/en
Application granted granted Critical
Publication of JP4169249B2 publication Critical patent/JP4169249B2/en
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Images

Landscapes

  • Semiconductor Memories (AREA)

Description

【0001】
【発明の属する技術分野】
本発明はDVD等の大容量記憶装置に使用される相変化型メモリ素子の製造方法および該方法で製造されたメモリ素子に関する。
【0002】
【従来の技術】
従来、テルル(Te)、ゲルマニウム(Ge)、アンチモン(Sb)の3成分系のカルコゲナイド材料を記録材料としたDVD等の大容量の相変化光ディスクが知られている。
【0003】
図5は光ディスク記録材料の相変化と光学定数の関係を説明する図である。
相変化光ディスクは基板上の記録薄膜をレーザ光照射によって加熱昇温させ、その構造に結晶学的な相変化を起こさせて情報の記録、消去を行い、その相の間の光学定数変化に起因する反射率の変化を検出して情報の再生を行う。
【0004】
アモルファス・結晶間の相変化の場合、アモルファス状態は記録薄膜をレーザ光照射で融点以上に加熱昇温し、溶融した後に急冷して得られる。結晶状態は結晶化温度以上に加熱し、除冷することにより得られる。急冷、除冷は相対的なものであるが、一般的に安定なアモルファス状態を得るには107`9 K/sec 程度の冷却速度が必要と言われている。
【0005】
図6はカルコゲナイド系材料の電気伝導度の温度依存性を示す図であり、縦軸は対数表示の電気伝導度、横軸は温度の逆数である。
このグラフから分かるように、カルコゲナイド系材料の電気伝導度は、結晶状態とアモルファス状態との間の相変化により温度に対して大きく変化し、結晶状態では抵抗値が低く、アモルファス状態では抵抗値が高くなる。この抵抗値の変化を「0」、「1」に対応させてメモリ素子とすることが知られている。
【0006】
【発明が解決しようとする課題】
したしながら、従来知られているメモリ素子の配線形成は、エッチングワークにより、微細化をおこなっているため、その製造装置は高価であるうえ廃液が発生し、結果製造されるメモリ素子が非常に高価になってしまうという問題があった。
本発明は上記課題を解決するためのもので、複製技術を用いて極めて安価に相変化型メモリ素子を製造可能にすることを目的とする。
【0007】
【課題を解決するための手段】
本発明は、相変化型メモリ素子の製造方法において、断面凹凸状の凸部がストライプ状パターンを形成している原版に硬化性樹脂を塗布し、硬化のための手段により硬化させた樹脂を原版から剥離して断面凹凸状の凸部がストライプ状パターンを形成している樹脂基板を生成する段階、前記樹脂基板面上に電極層パターンを形成し、断面凹凸状の凸部がストライプ状パターンを形成している第1コンタクト層基板を生成する段階、前記樹脂基板面上に電極層およびカルコゲナイド層を形成し、断面凹凸状の凸部がストライプ状パターンを形成している第2コンタクト層基板を生成する段階、第1コンタクト層基板と第2コンタクト層基板とを互いに向かい合わせ、両者のストライプ状パターン同士を互いに直交するように接触させる段階からなることを特徴とする。
また、本発明は、硬化性樹脂として光硬化性樹脂を用いることを特徴とする。
また、本発明は、硬化性樹脂として熱硬化性樹脂を用いることを特徴とする。
また、本発明は、カルコゲナイド層と接触する第1コンタクト層基板のストライプ状電極層パターンは先端が尖るように形成されていることを特徴とする。
また、本発明は、断面凹凸状の凸部がストライプ状パターンを形成している樹脂基板面上に電極層パターンが形成され、断面凹凸状の凸部がストライプ状パターンを形成している第1コンタクト層基板と、断面凹凸状の凸部がストライプ状パターンを形成している樹脂基板面上に電極層およびカルコゲナイド層が形成され、断面凹凸状の凸部がストライプ状パターンを形成している第2コンタクト層基板とからなり、第1コンタクト層基板と第2コンタクト層基板のストライプ状パターン同士が互いに直交するように向かい合って接触していることを特徴とする。
【0008】
【発明の実施の形態】
以下、本発明の実施の形態を図面を参照しつつ説明する。
図1は本発明の相変化型メモリ素子の製造方法を説明する図で、図1(a)はストライプ状パターンが形成された原版1の断面図であり、この原版1上に光硬化性樹脂層を所定厚みて塗布し、塗布した樹脂層の背面側から光を照射する(図1(b))。次いで、硬化した樹脂層2を原版1から剥離し、樹脂基板とする(図1(c))。次いで、樹脂基板2上にニッケル等からなる電極層3を形成する(図1(d))。こうして樹脂基板2上にストライプ状の電極層パターンを形成したものが第1のコンタクト層10である。さらに、この電極層3上に、例えば三成分系のGe,Te,Sb等からなるカルコゲナイド層4を形成したものが第2のコンタクト層11であり(図1(e))、表面にはストライプ状のカルコゲナイド層パターンが形成される。
【0009】
次いで、図2に示すように、第1コンタクト層10と第2コンタクト層11のストライプ状パターンが交差するように対向させ、第1コンタクト層10の電極層3と第2コンタクト層11のカルコゲナイド層4を接触させてメモリ素子を構成する。
【0010】
図3に示すように、急峻なパルス状特性Aの電流を第1コンタクト層10と第2コンタクト層11間に流すと、電流の流れた部分のカルコゲナイド層4は急激な温度上昇のために結晶状態からアモルファス状態になって高抵抗を呈し、一方、第1コンタクト層と第2コンタクト層間に緩やかに温度上昇させるような特性Bの電流を流すと、その部分のカルコゲナイド層はアモルファス状態から結晶状態に変化し、低抵抗となる。
【0011】
こうして、第1コンタクト層、第2コンタクト層の各ストライプ電極をアドレス電極としてアドレス指定し、アドレス指定した位置の抵抗値を高抵抗、あるいは低抵抗とし、抵抗値の変化を「0」,「1」に対応させることにより、データの書き込み、消去を行うことができ、メモリ素子とすることができる。
【0012】
なお、メモリの集積度を大きくした場合に、電極層とカルコゲナイド層の接触面積が大きいと、消費電力が大きくなるので、図4に示すように、カルコゲナイド層と接触する電極層パターンを先端が尖ったストライプ状パターンとすることにより、消費電力を低減することが望ましい。
【0013】
なお、本発明は、図1(a)に示す原版として、基板ガラス上にクロム等を載せてこれをエッチングしてストライプパターンを形成したものを用いることができるが、図1(c)の樹脂基板2に対して光硬化性樹脂を塗布して光を照射し、硬化したものを原版として使用することも可能である。また、本発明は光硬化性樹脂層に代えて熱硬化性樹脂を用いるようにしてもよい。
【0014】
【発明の効果】
以上のように、本発明によれば、従来のような半導体プロセスでなく、光カード等の製作に用いる複製技術を用いて容易に相変化型メモリ素子を製作することができるので、従来に比して極めて安価に製造することが可能となる。
【図面の簡単な説明】
【図1】 本発明の相変化型メモリ素子の製造方法を説明する図である。
【図2】 本発明のメモリ素子の構成を説明する図である。
【図3】 データの書き込み、消去を行う電流特性を説明する図である。
【図4】 先端を尖らせた電極層パターンを示す図である。
【図5】 光ディスク記録材料の相変化と光学定数の関係の説明図である。
【図6】 カルコゲナイド系材料の電気伝導度の温度依存性を示す図である。
【符号の説明】
1…原版、2…樹脂基板、3…電極層、4…カルコゲナイド層、10…第1コンタクト層、11…第2コンタクト層。
[0001]
BACKGROUND OF THE INVENTION
The present invention relates to a method of manufacturing a phase change memory element used in a mass storage device such as a DVD, and a memory element manufactured by the method.
[0002]
[Prior art]
2. Description of the Related Art Conventionally, a large capacity phase change optical disc such as a DVD using a three-component chalcogenide material of tellurium (Te), germanium (Ge), and antimony (Sb) as a recording material is known.
[0003]
FIG. 5 is a diagram for explaining the relationship between the phase change of the optical disk recording material and the optical constant.
Phase change optical disks are heated by heating a recording thin film on a substrate by laser light irradiation, and record and erase information by causing crystallographic phase changes in the structure, resulting from changes in optical constants between the phases. Information is reproduced by detecting a change in reflectance.
[0004]
In the case of a phase change between amorphous and crystal, the amorphous state is obtained by heating the recording thin film to a temperature higher than the melting point by laser light irradiation, melting and rapidly cooling. The crystalline state can be obtained by heating above the crystallization temperature and removing the temperature. Although rapid cooling and cooling are relative, it is generally said that a cooling rate of about 10 @ 7 ` 9 K / sec is required to obtain a stable amorphous state.
[0005]
FIG. 6 is a diagram showing the temperature dependence of the electrical conductivity of the chalcogenide-based material, where the vertical axis represents the logarithmic electrical conductivity and the horizontal axis represents the reciprocal temperature.
As can be seen from this graph, the electrical conductivity of the chalcogenide-based material varies greatly with temperature due to the phase change between the crystalline state and the amorphous state, and the resistance value is low in the crystalline state and the resistance value in the amorphous state. Get higher. It is known that the change in the resistance value corresponds to “0” and “1” to provide a memory element.
[0006]
[Problems to be solved by the invention]
However, the conventional wiring formation of the memory element is miniaturized by an etching work, so that the manufacturing apparatus is expensive and waste liquid is generated. There was a problem of becoming expensive.
The present invention has been made to solve the above-described problems, and an object of the present invention is to make it possible to manufacture a phase change memory element at a very low cost by using a replication technique.
[0007]
[Means for Solving the Problems]
The present invention relates to a method of manufacturing a phase change type memory element, in which a curable resin is applied to an original plate in which convex portions having a concavo-convex section form a stripe pattern, and the resin cured by a curing means is used as an original plate Forming a resin substrate in which the convex portions having a concave-convex cross section form a stripe pattern, forming an electrode layer pattern on the surface of the resin substrate, and the convex portions having a concave / convex cross section form a stripe pattern Forming a first contact layer substrate formed; forming a second contact layer substrate in which an electrode layer and a chalcogenide layer are formed on the surface of the resin substrate, and convex portions having a concavo-convex shape form a stripe pattern; The step of generating, the step of bringing the first contact layer substrate and the second contact layer substrate face each other, and bringing the two stripe patterns into contact with each other so as to be orthogonal to each other And wherein the Rukoto.
In addition, the present invention is characterized in that a photocurable resin is used as the curable resin.
Further, the present invention is characterized by using a thermosetting resin as the curable resin.
In addition, the present invention is characterized in that the striped electrode layer pattern of the first contact layer substrate in contact with the chalcogenide layer is formed to have a sharp tip.
In the first aspect of the present invention, the electrode layer pattern is formed on the surface of the resin substrate on which the convex portions having the concavo-convex shape form a stripe pattern, and the convex portions having the concavo-convex shape form the stripe pattern. The electrode layer and the chalcogenide layer are formed on the contact layer substrate and the resin substrate surface on which the convex portions having the concave-convex section form a stripe pattern, and the convex portions having the concave-convex section form the stripe pattern. The stripe-shaped patterns of the first contact layer substrate and the second contact layer substrate face each other so as to be orthogonal to each other.
[0008]
DETAILED DESCRIPTION OF THE INVENTION
Hereinafter, embodiments of the present invention will be described with reference to the drawings.
FIG. 1 is a diagram for explaining a method of manufacturing a phase change type memory element according to the present invention. FIG. 1A is a cross-sectional view of an original plate 1 on which a stripe pattern is formed. A photocurable resin is formed on the original plate 1. The layer is applied with a predetermined thickness, and light is irradiated from the back side of the applied resin layer (FIG. 1B). Next, the cured resin layer 2 is peeled from the original plate 1 to form a resin substrate (FIG. 1C). Next, an electrode layer 3 made of nickel or the like is formed on the resin substrate 2 (FIG. 1D). Thus, the first contact layer 10 is obtained by forming the striped electrode layer pattern on the resin substrate 2. Further, a second contact layer 11 is formed by forming a chalcogenide layer 4 made of, for example, ternary Ge, Te, Sb or the like on the electrode layer 3 (FIG. 1 (e)), and has a stripe on the surface. A chalcogenide layer pattern is formed.
[0009]
Next, as shown in FIG. 2, the first contact layer 10 and the second contact layer 11 face each other so that the stripe pattern intersects, and the electrode layer 3 of the first contact layer 10 and the chalcogenide layer of the second contact layer 11 4 is brought into contact with each other to form a memory element.
[0010]
As shown in FIG. 3, when a current having a steep pulse-like characteristic A is caused to flow between the first contact layer 10 and the second contact layer 11, the chalcogenide layer 4 in the portion where the current flows is crystallized due to a rapid temperature rise. When a current of characteristic B that causes a moderate temperature rise between the first contact layer and the second contact layer is flowed from the amorphous state to the amorphous state, the chalcogenide layer in that portion changes from the amorphous state to the crystalline state. Changes to low resistance.
[0011]
Thus, each stripe electrode of the first contact layer and the second contact layer is addressed as an address electrode, the resistance value at the addressed position is set to high resistance or low resistance, and the change in resistance value is “0”, “1”. , Data can be written and erased, and a memory element can be obtained.
[0012]
Note that when the degree of integration of the memory is increased, if the contact area between the electrode layer and the chalcogenide layer is large, the power consumption increases. Therefore, as shown in FIG. 4, the electrode layer pattern in contact with the chalcogenide layer has a sharp tip. It is desirable to reduce power consumption by using a striped pattern.
[0013]
In the present invention, as the original plate shown in FIG. 1 (a), a substrate in which chromium or the like is placed on a substrate glass and etched to form a stripe pattern can be used. The resin shown in FIG. 1 (c) It is also possible to apply a photocurable resin to the substrate 2, irradiate light, and use it as an original plate. In the present invention, a thermosetting resin may be used instead of the photocurable resin layer.
[0014]
【The invention's effect】
As described above, according to the present invention, a phase change type memory device can be easily manufactured by using a replication technique used for manufacturing an optical card or the like instead of a conventional semiconductor process. Thus, it can be manufactured at a very low cost.
[Brief description of the drawings]
FIG. 1 is a diagram illustrating a method for manufacturing a phase change memory element according to the present invention.
FIG. 2 is a diagram illustrating a configuration of a memory element of the present invention.
FIG. 3 is a diagram illustrating current characteristics for writing and erasing data.
FIG. 4 is a diagram showing an electrode layer pattern with a sharp tip.
FIG. 5 is an explanatory diagram of a relationship between a phase change of an optical disk recording material and an optical constant.
FIG. 6 is a graph showing the temperature dependence of the electrical conductivity of a chalcogenide-based material.
[Explanation of symbols]
DESCRIPTION OF SYMBOLS 1 ... Original plate, 2 ... Resin substrate, 3 ... Electrode layer, 4 ... Chalcogenide layer, 10 ... 1st contact layer, 11 ... 2nd contact layer.

Claims (5)

相変化型メモリ素子の製造方法において、
断面凹凸状の凸部がストライプ状パターンを形成している原版に硬化性樹脂を塗布し、硬化のための手段により硬化させた樹脂を原版から剥離して断面凹凸状の凸部がストライプ状パターンを形成している樹脂基板を生成する段階、
前記樹脂基板面上に電極層パターンを形成し、断面凹凸状の凸部がストライプ状パターンを形成している第1コンタクト層基板を生成する段階、
前記樹脂基板面上に電極層およびカルコゲナイド層を形成し、断面凹凸状の凸部がストライプ状パターンを形成している第2コンタクト層基板を生成する段階、
第1コンタクト層基板と第2コンタクト層基板とを互いに向かい合わせ、両者のストライプ状パターン同士を互いに直交するように接触させる段階、
からなることを特徴とする相変化型メモリ素子の製造方法。
In a method of manufacturing a phase change memory element,
A curable resin is applied to the original plate in which the convex portions of the concavo-convex section form a stripe pattern, the resin cured by means for curing is peeled off from the original plate, and the concavo-convex convex portions are formed in the stripe pattern. Producing a resin substrate forming
Forming an electrode layer pattern on the resin substrate surface, and generating a first contact layer substrate in which convex portions having a concavo-convex section form a stripe pattern;
Forming a second contact layer substrate in which an electrode layer and a chalcogenide layer are formed on the surface of the resin substrate, and a convex portion having an uneven cross section forms a stripe pattern;
The first contact layer substrate and the second contact layer substrate face each other, and the stripe-shaped patterns of the two contact each other so as to be orthogonal to each other;
A method of manufacturing a phase change memory element, comprising:
請求項1記載の製造方法において、硬化性樹脂として光硬化性樹脂を用いることを特徴とする相変化型メモリ素子の製造方法。  2. The method according to claim 1, wherein a photocurable resin is used as the curable resin. 請求項1記載の製造方法において、硬化性樹脂として熱硬化性樹脂を用いることを特徴とする相変化型メモリ素子の製造方法。  2. The method according to claim 1, wherein a thermosetting resin is used as the curable resin. 請求項1記載の製造方法において、カルコゲナイド層と接触する第1コンタクト層基板のストライプ状電極層パターンは先端が尖るように形成されていることを特徴とする相変化型メモリ素子の製造方法。2. The method according to claim 1, wherein the striped electrode layer pattern of the first contact layer substrate in contact with the chalcogenide layer is formed to have a sharp tip. 断面凹凸状の凸部がストライプ状パターンを形成している樹脂基板面上に電極層パターンが形成され、断面凹凸状の凸部がストライプ状パターンを形成している第1コンタクト層基板と、
断面凹凸状の凸部がストライプ状パターンを形成している樹脂基板面上に電極層およびカルコゲナイド層が形成され、断面凹凸状の凸部がストライプ状パターンを形成している第2コンタクト層基板と、からなり、
第1コンタクト層基板と第2コンタクト層基板のストライプ状パターン同士が互いに直交するように向かい合って接触していることを特徴とする相変化型メモリ素子。
A first contact layer substrate in which the electrode layer pattern is formed on the resin substrate surface on which the convex portions of the cross-sectional concavo-convex shape form a stripe pattern, and the convex portion of the cross-sectional concavo-convex shape forms the stripe pattern;
A second contact layer substrate in which an electrode layer and a chalcogenide layer are formed on the surface of the resin substrate on which the convex portions having a concave-convex section form a stripe pattern, and the convex portion having a concave-convex section forming a stripe pattern; Consists of
A phase change type memory device, wherein the stripe-like patterns of the first contact layer substrate and the second contact layer substrate face each other so as to be orthogonal to each other.
JP2001349993A 2001-11-15 2001-11-15 Method of manufacturing phase change type memory device and memory device manufactured by the method Expired - Fee Related JP4169249B2 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP2001349993A JP4169249B2 (en) 2001-11-15 2001-11-15 Method of manufacturing phase change type memory device and memory device manufactured by the method

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP2001349993A JP4169249B2 (en) 2001-11-15 2001-11-15 Method of manufacturing phase change type memory device and memory device manufactured by the method

Publications (2)

Publication Number Publication Date
JP2003151182A JP2003151182A (en) 2003-05-23
JP4169249B2 true JP4169249B2 (en) 2008-10-22

Family

ID=19162583

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2001349993A Expired - Fee Related JP4169249B2 (en) 2001-11-15 2001-11-15 Method of manufacturing phase change type memory device and memory device manufactured by the method

Country Status (1)

Country Link
JP (1) JP4169249B2 (en)

Families Citing this family (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7236394B2 (en) * 2003-06-18 2007-06-26 Macronix International Co., Ltd. Transistor-free random access memory
KR101052859B1 (en) 2004-06-30 2011-07-29 주식회사 하이닉스반도체 Phase change memory device and its manufacturing method
KR101052860B1 (en) 2004-06-30 2011-07-29 주식회사 하이닉스반도체 Phase change memory device and its manufacturing method
KR101052862B1 (en) 2004-06-30 2011-07-29 주식회사 하이닉스반도체 Phase change memory device and its manufacturing method
KR101052861B1 (en) 2004-06-30 2011-07-29 주식회사 하이닉스반도체 Phase change memory device and its manufacturing method
US20060284156A1 (en) 2005-06-16 2006-12-21 Thomas Happ Phase change memory cell defined by imprint lithography
US7615771B2 (en) 2006-04-27 2009-11-10 Hitachi Global Storage Technologies Netherlands, B.V. Memory array having memory cells formed from metallic material
KR101584092B1 (en) 2014-02-27 2016-01-12 한양대학교 에리카산학협력단 Substrate having chalcogenide thin film deposited thereon and manufacturing method thereof

Also Published As

Publication number Publication date
JP2003151182A (en) 2003-05-23

Similar Documents

Publication Publication Date Title
US5368986A (en) Information recording media, manufacturing method for the same, and information recording method
JPH1166649A (en) Recording and reproducing system for information signal, its recording and reproducing device, head device for recording and reproducing, memory medium, head element and manufacture of the head element
JP4169249B2 (en) Method of manufacturing phase change type memory device and memory device manufactured by the method
EP1851763B1 (en) Optical recording medium and recording and reproducing method using the same
JP3852408B2 (en) Optical recording medium
JP4101736B2 (en) Master, stamper, optical recording medium, and ROM disk manufacturing method
JP4327108B2 (en) Optical information recording medium manufacturing method and mold manufacturing method
JP2004095034A (en) Information recording medium
JP4324454B2 (en) Manufacturing method of optical recording medium
JP2002117578A (en) Optical recording medium and method of manufacturing the same and recording and reproducing method
JPH0827981B2 (en) Information carrier disc
JP4374277B2 (en) Optical information recording medium and manufacturing method thereof
JPH04195831A (en) Material for optical information recording, reproducing and erasing
JP2005339650A (en) Optical information recording medium and its manufacturing method, optical information recording medium substrate and its manufacturing method, and stamper for molding optical information recording medium substrate and its manufacturing method
JP2001101698A (en) Optical information recording/reproducing system
JP2537910B2 (en) Optical information recording / reproducing / erasing method
JPH02278538A (en) Method for crystallization of phase-transition type recording medium
JPH05144084A (en) Optical recording medium and production thereof
JP2000048401A (en) Optical information recording medium
JPH1081964A (en) Sputtering holder for optical recording medium and production of optical recording medium
JPH0822611B2 (en) Method for manufacturing optical recording medium
JP2004276337A (en) Optical recording medium
JPH1040576A (en) Optical disk and method for reproducing optical disk
JPH1145467A (en) Information recording and reproducing device
Kolobov et al. Memory devices

Legal Events

Date Code Title Description
A621 Written request for application examination

Free format text: JAPANESE INTERMEDIATE CODE: A621

Effective date: 20041111

A131 Notification of reasons for refusal

Free format text: JAPANESE INTERMEDIATE CODE: A131

Effective date: 20080307

A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20080424

A131 Notification of reasons for refusal

Free format text: JAPANESE INTERMEDIATE CODE: A131

Effective date: 20080523

A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20080709

TRDD Decision of grant or rejection written
A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

Effective date: 20080801

A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

A61 First payment of annual fees (during grant procedure)

Free format text: JAPANESE INTERMEDIATE CODE: A61

Effective date: 20080801

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20110815

Year of fee payment: 3

R150 Certificate of patent or registration of utility model

Free format text: JAPANESE INTERMEDIATE CODE: R150

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20110815

Year of fee payment: 3

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20120815

Year of fee payment: 4

LAPS Cancellation because of no payment of annual fees