JP4126392B2 - Manufacturing method of semiconductor device - Google Patents

Manufacturing method of semiconductor device Download PDF

Info

Publication number
JP4126392B2
JP4126392B2 JP2003069440A JP2003069440A JP4126392B2 JP 4126392 B2 JP4126392 B2 JP 4126392B2 JP 2003069440 A JP2003069440 A JP 2003069440A JP 2003069440 A JP2003069440 A JP 2003069440A JP 4126392 B2 JP4126392 B2 JP 4126392B2
Authority
JP
Japan
Prior art keywords
film
connection pad
resist
columnar electrode
semiconductor device
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
JP2003069440A
Other languages
Japanese (ja)
Other versions
JP2004281614A (en
Inventor
一郎 河野
裕康 定別当
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Casio Computer Co Ltd
Original Assignee
Casio Computer Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Casio Computer Co Ltd filed Critical Casio Computer Co Ltd
Priority to JP2003069440A priority Critical patent/JP4126392B2/en
Publication of JP2004281614A publication Critical patent/JP2004281614A/en
Application granted granted Critical
Publication of JP4126392B2 publication Critical patent/JP4126392B2/en
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Images

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10Bump connectors; Manufacturing methods related thereto
    • H01L2224/11Manufacturing methods

Landscapes

  • Internal Circuitry In Semiconductor Integrated Circuit Devices (AREA)

Description

【0001】
【発明の属する技術分野】
この発明は、柱状電極を有する半導体装置の製造方法に関する。
【0002】
【従来の技術】
従来の半導体装置には、CSP(chip size package)と呼ばれるもので、半導体基板上に形成された再配線の接続パッド部上に柱状電極を形成したものがある(例えば、特許文献1参照)。この場合、柱状電極は、通常、100〜150μmの高さを有しているため、その形成方法としては、精度が高く、透光率の高いネガ型のドライフォトレジストフィルムを用い、下地金属層および再配線が形成された半導体基板上に、このネガ型のドライフォトレジストフィルムを密着させ、フォトリソグラフィ技術により柱状電極形成領域に再配線に達する開口部を有するメッキレジスト膜を形成し、このメッキレジスト膜をマスクとして電解メッキを行なって、メッキレジスト膜の開口部内に柱状電極を形成し、この後、メッキレジスト膜を剥離する方法が用いられている。
【0003】
【特許文献1】
特開平5−218042号公報
【0004】
【発明が解決しようとする課題】
ところで、上記のような半導体装置の製造方法において、メッキレジスト膜をネガ型のドライフォトレジストフィルムで形成し、レジスト剥離液を用いたディップ法やシャワー法でメッキレジスト膜を剥離する場合には、ネガ型のドライフォトレジストフィルムからなるメッキレジスト膜の密着力が高いため、柱状電極の根元部外周面及びその周囲における再配線の接続パッド部上面及び再配線の側面にレジスト残渣が発生することが判明した。レジスト残渣は柱状電極及び再配線側面に密着するように残存しており、このレジスト残渣が残存すると、下地金属層のエッチングの際、エッチング不良を引き起こし、配線間の短絡の原因となるため、信頼性に問題が生じるという問題があった。この場合、ネガ型のドライフォトレジストフィルムは、従来より用いられているが、柱状電極形成時には、特に膜厚の厚いドライフォトレジストフィルムが用いられること、柱状電極下の配線間のスペースが狭いこと、などにより剥離がし難くなることが要因となっている可能性がある。
そこで、この発明は、柱状電極を形成するためのメッキレジスト膜を剥離した際に発生するレジスト残渣を除去することができる半導体装置の製造方法を提供することを目的とする。
【0005】
【課題を解決するための手段】
請求項1に記載の発明は、半導体基板上に下地金属層が形成され、該下地金属層の上面には配線層が形成され、該配線層は接続パッド部を有、ネガ型のドライフォトレジストフィルムを用いて、前記接続パッド部に対応する領域に開口部を有するメッキレジスト膜を形成する工程と、前記メッキレジスト膜をマスクとして電解メッキを行なうことにより、前記メッキレジスト膜の開口部内における前記接続パッド部上に柱状電極を形成する工程と、レジスト剥離液を用いて前記メッキレジスト膜を剥離する工程と、前記柱状電極の根元部外周面に残存するレジスト残渣を蒸気を用いて除去する工程と、前記レジスト残渣を除去した後前記下地金属層の除去を行う工程とを有することを特徴とするものである。
請求項2に記載の発明は、請求項1に記載の発明において、前記レジスト残渣除去工程は、前記レジスト残渣に120℃以上の蒸気を吹き付けて行なうことを特徴とするものである。
請求項3に記載の発明は、請求項1に記載の発明において、前記蒸気は水蒸気、アルコール水蒸気、エタノール水蒸気のいずれかであることを特徴とするものである。
請求項4に記載の発明は、請求項1に記載の発明において、前記レジスト残渣除去工程後と前記下地金属層除去工程との間に、水洗を行なうことを特徴とするものである。
そして、この発明によれば、柱状電極の根元部外周面に残存するレジスト残渣を除去する工程を有するので、柱状電極を形成するためのメッキレジスト膜を剥離した際に発生するレジスト残渣を除去することができる。
【0006】
【発明の実施の形態】
図1はこの発明の一実施形態としての製造方法により製造された半導体装置の断面図を示したものである。この半導体装置はシリコン基板(半導体基板)1を備えている。シリコン基板1の上面中央部には集積回路(図示せず)が設けられ、上面周辺部にはアルミニウム系金属からなる複数の接続パッド2が集積回路に接続されて設けられている。
【0007】
接続パッド2の中央部を除くシリコン基板1の上面には酸化シリコンや窒化シリコンなどからなる絶縁膜3及びポリイミドやベンゾシクロブテン(BCB)などからなる保護膜4が設けられている。接続パッド2の中央部は、絶縁膜3及び保護膜4に設けられた開口部5を介して露出されている。
【0008】
開口部5を介して露出された接続パッド2の上面から保護膜4の上面の所定の箇所にかけて下地金属層6が設けられている。下地金属層6の上面には銅からなる再配線7が設けられている。再配線7の先端には接続パッド2よりも大面積の接続パッド部が形成されており、この接続パッド部上面には銅からなる柱状電極8が設けられている。
【0009】
再配線7を含む保護膜4の上面にはエポキシ系樹脂などからなる封止膜9がその上面が柱状電極8の上面と面一となるように設けられている。したがって、柱状電極8の上面は露出されている。この露出された柱状電極8の上面には半田ボール10が設けられている。
【0010】
次に、この半導体装置の製造方法の一例について説明する。まず、図2に示すように、ウエハ状態のシリコン基板1の上面にアルミニウム系金属からなる接続パッド2が形成され、その上面の接続パッド2の中央部を除く領域に酸化シリコンなどからなる絶縁膜3及びポリイミドなどからなる保護膜4が形成され、絶縁膜3及び保護膜4に形成された開口部5を介して露出された接続パッド2の上面を含む保護膜4の上面に下地金属層6が形成され、下地金属層6上面の所定の箇所に銅からなる再配線7が形成されたものを用意する。
【0011】
次に、図3に示すように、再配線7を含む下地金属層6の上面にネガ型のドライフォトレジストフィルムを密着させ、フォトリソグラフィ技術を用いてメッキレジスト膜11をパターン形成する。この場合、再配線7の接続パッド部に対応する領域におけるメッキレジスト膜11には開口部12が形成されている。次に、下地金属層6をメッキ電流路として銅の電解メッキを行うことにより、メッキレジスト膜11の開口部12内における再配線7の接続パッド部上面に柱状電極8を形成する。
【0012】
次に、レジスト剥離液を用いたディップ法やシャワー法でメッキレジスト膜11を剥離する。この場合、ネガ型のドライフォトレジストフィルムからなるメッキレジスト膜11の密着力が高いため、図4に示すように、柱状電極8の根元部外周面及びその周囲における再配線7の接続パッド部上面(及び場合により再配線7の側面)にレジスト残渣13が発生する。
【0013】
ここで、図10に示すように、ネガ型のドライフォトレジストフィルムからなるメッキレジスト膜11のピール粘着力は、120℃以上になると低下する。そこで、次に、シャワー法などで120℃以上の水蒸気をレジスト残渣13を含むシリコン基板1上に吹き付けると、レジスト残渣13の粘着力が低下し、レジスト残渣13が除去される。
【0014】
この場合、レジスト残渣13の一部が柱状電極8の根元部外周面やその周囲における再配線7の接続パッド部上にひっかかってしまうことがある。しかし、このひっかかったレジスト残渣13は一度120℃以上に加熱されているため、その粘着力は極めて弱く、水洗や超音波水洗を行なうと、簡単に且つ確実に除去される。
【0015】
次に、再配線7をマスクとして下地金属層6の不要な部分をエッチングして除去すると、図5に示すように、再配線7下にのみ下地金属層6が残存される。次に、図6に示すように、柱状電極8及び再配線7を含む保護膜4の上面にエポキシ系樹脂などからなる封止膜9をその厚さが柱状電極8の高さよりもやや厚くなるように形成する。この状態では、柱状電極8の上面は封止膜9によって覆われている。
【0016】
次に、封止膜9及び柱状電極8の上面側を適宜に研磨することにより、図7に示すように、柱状電極8の上面を露出させる。次に、図8に示すように、柱状電極8の上面に半田ボール10を形成する。次に、図9に示すように、ダイシング工程を経ると、図1に示す半導体装置が複数個得られる。
【0017】
このようにして得られた半導体装置では、柱状電極8の根元部外周面及びその周囲における再配線7の接続パッド部上に残存するレジスト残渣13を完全に除去することができるので、信頼性を向上することができる。
【0018】
なお、上記実施形態では、レジスト残渣13を除去するため、120℃以上の水蒸気を用いた場合について説明したが、これに限らず、120℃以上のエタノール蒸気などのアルコール蒸気を用いてもよい。この場合、特に、エタノール蒸気を用いると、エタノールはネガ型のドライフォトレジストフィルムからなるメッキレジスト膜を溶解する能力があるため、水蒸気の場合よりも、レジスト残渣除去性能を向上することができる。
【0019】
また、上記実施形態においては、再配線7の接続パッド部上に柱状電極を形成するものであったが、この発明は、再配線が形成されていない半導体基板の接続パッド部上に柱状電極を形成する場合にも適用可能である。
【0020】
【発明の効果】
以上説明したように、この発明によれば、柱状電極の根元部外周面に残存するレジスト残渣を除去する工程を有するので、柱状電極を形成するためのメッキレジスト膜を剥離した際に発生するレジスト残渣を除去することができ、信頼性を向上することができる。
【図面の簡単な説明】
【図1】この発明の一実施形態としての製造方法により製造された半導体装置の断面図。
【図2】図1に示す半導体装置の製造に際し、当初の製造工程の断面図。
【図3】図2に続く製造工程の断面図。
【図4】図3に続く製造工程の断面図。
【図5】図4に続く製造工程の断面図。
【図6】図5に続く製造工程の断面図。
【図7】図6に続く製造工程の断面図。
【図8】図7に続く製造工程の断面図。
【図9】図8に続く製造工程の断面図。
【図10】ネガ型のドライフォトレジストフィルムからなるメッキレジスト膜のピール粘着力と温度との関係を示す図。
【符号の説明】
1 シリコン基板
2 接続パッド
3 絶縁膜
4 保護膜
5 開口部
6 下地金属層
7 再配線
8 柱状電極
9 封止膜
10 半田ボール
11 メッキレジスト膜
13 レジスト残渣
[0001]
BACKGROUND OF THE INVENTION
The present invention relates to a method for manufacturing a semiconductor device having columnar electrodes.
[0002]
[Prior art]
A conventional semiconductor device is called a CSP (chip size package), and has a columnar electrode formed on a connection pad portion of a rewiring formed on a semiconductor substrate (see, for example, Patent Document 1). In this case, since the columnar electrode usually has a height of 100 to 150 μm, a negative dry photoresist film with high accuracy and high transmissivity is used as a method for forming the columnar electrode. The negative dry photoresist film is adhered to the semiconductor substrate on which the rewiring is formed, and a plating resist film having an opening reaching the rewiring is formed in the columnar electrode formation region by photolithography technology. A method is used in which electrolytic plating is performed using the resist film as a mask to form columnar electrodes in the openings of the plating resist film, and then the plating resist film is peeled off.
[0003]
[Patent Document 1]
Japanese Patent Application Laid-Open No. 5-218042
[Problems to be solved by the invention]
By the way, in the semiconductor device manufacturing method as described above, when the plating resist film is formed of a negative dry photoresist film and the plating resist film is peeled off by a dipping method or a shower method using a resist stripping solution, Since the adhesion of the plating resist film made of a negative dry photoresist film is high, resist residues may occur on the outer peripheral surface of the base part of the columnar electrode and on the connection pad part upper surface and the rewiring side surface in the periphery. found. Resist residue remains in close contact with the columnar electrode and the side surface of the rewiring. If this resist residue remains, it causes etching failure during etching of the underlying metal layer and causes a short circuit between the wirings. There was a problem that a problem occurred in sex. In this case, a negative dry photoresist film has been used conventionally, but when forming a columnar electrode, a thick dry photoresist film is used in particular, and a space between wirings under the columnar electrode is narrow. This may be caused by difficulty in peeling due to the above.
Accordingly, an object of the present invention is to provide a semiconductor device manufacturing method capable of removing a resist residue generated when a plating resist film for forming a columnar electrode is peeled off.
[0005]
[Means for Solving the Problems]
According to one aspect of the present invention, the underlying metal layer is formed on a semiconductor substrate, on the upper surface of the lower ground metal interconnection layer is formed, the wiring layer have a connection pad portion, negative type dry photo By using a resist film, a step of forming a plating resist film having an opening in a region corresponding to the connection pad portion, and electrolytic plating using the plating resist film as a mask, the inside of the opening of the plating resist film A step of forming a columnar electrode on the connection pad portion, a step of stripping the plating resist film using a resist stripping solution, and a resist residue remaining on the outer peripheral surface of the base portion of the columnar electrode are removed using steam. And a step of removing the underlying metal layer after removing the resist residue .
According to a second aspect of the present invention, in the first aspect of the present invention, the resist residue removing step is performed by spraying steam at 120 ° C. or higher onto the resist residue.
The invention according to claim 3 is the invention according to claim 1, wherein the steam is any one of water vapor, alcohol water vapor, and ethanol water vapor.
The invention of claim 4 is the invention according to claim 1, between and after the pre-Symbol resist residue removal step the underlying metal layer removing step, it is characterized in that performing the washing.
And according to this invention, since it has the process of removing the resist residue which remain | survives in the base part outer peripheral surface of a columnar electrode, the resist residue generate | occur | produced when peeling the plating resist film for forming a columnar electrode is removed. be able to.
[0006]
DETAILED DESCRIPTION OF THE INVENTION
FIG. 1 is a sectional view of a semiconductor device manufactured by a manufacturing method as one embodiment of the present invention. This semiconductor device includes a silicon substrate (semiconductor substrate) 1. An integrated circuit (not shown) is provided at the center of the upper surface of the silicon substrate 1, and a plurality of connection pads 2 made of aluminum-based metal are provided connected to the integrated circuit at the periphery of the upper surface.
[0007]
An insulating film 3 made of silicon oxide, silicon nitride, or the like and a protective film 4 made of polyimide, benzocyclobutene (BCB), or the like are provided on the upper surface of the silicon substrate 1 excluding the central portion of the connection pad 2. The central portion of the connection pad 2 is exposed through an opening 5 provided in the insulating film 3 and the protective film 4.
[0008]
A base metal layer 6 is provided from the upper surface of the connection pad 2 exposed through the opening 5 to a predetermined location on the upper surface of the protective film 4. A rewiring 7 made of copper is provided on the upper surface of the base metal layer 6. A connection pad portion having a larger area than the connection pad 2 is formed at the tip of the rewiring 7, and a columnar electrode 8 made of copper is provided on the upper surface of the connection pad portion.
[0009]
A sealing film 9 made of an epoxy resin or the like is provided on the upper surface of the protective film 4 including the rewiring 7 so that the upper surface is flush with the upper surface of the columnar electrode 8. Therefore, the upper surface of the columnar electrode 8 is exposed. A solder ball 10 is provided on the upper surface of the exposed columnar electrode 8.
[0010]
Next, an example of a method for manufacturing this semiconductor device will be described. First, as shown in FIG. 2, a connection pad 2 made of an aluminum-based metal is formed on the upper surface of a silicon substrate 1 in a wafer state, and an insulating film made of silicon oxide or the like in a region excluding the central portion of the connection pad 2 on the upper surface. 3 and a protective film 4 made of polyimide or the like, and the underlying metal layer 6 is formed on the upper surface of the protective film 4 including the upper surface of the connection pad 2 exposed through the openings 5 formed in the insulating film 3 and the protective film 4. In which a rewiring 7 made of copper is formed at a predetermined position on the upper surface of the base metal layer 6 is prepared.
[0011]
Next, as shown in FIG. 3, a negative dry photoresist film is brought into intimate contact with the upper surface of the underlying metal layer 6 including the rewiring 7, and a plating resist film 11 is patterned using a photolithography technique. In this case, an opening 12 is formed in the plating resist film 11 in a region corresponding to the connection pad portion of the rewiring 7. Next, the columnar electrode 8 is formed on the upper surface of the connection pad portion of the rewiring 7 in the opening 12 of the plating resist film 11 by performing electrolytic plating of copper using the base metal layer 6 as a plating current path.
[0012]
Next, the plating resist film 11 is stripped by a dipping method or a shower method using a resist stripping solution. In this case, since the adhesion of the plating resist film 11 made of a negative dry photoresist film is high, as shown in FIG. 4, the outer peripheral surface of the base portion of the columnar electrode 8 and the upper surface of the connection pad portion of the rewiring 7 around the periphery. Resist residue 13 is generated (and possibly the side surface of rewiring 7).
[0013]
Here, as shown in FIG. 10, the peel adhesive strength of the plating resist film 11 made of a negative dry photoresist film decreases when the temperature becomes 120 ° C. or higher. Therefore, next, when water vapor of 120 ° C. or higher is sprayed onto the silicon substrate 1 including the resist residue 13 by a shower method or the like, the adhesive strength of the resist residue 13 is reduced, and the resist residue 13 is removed.
[0014]
In this case, a part of the resist residue 13 may be caught on the outer peripheral surface of the base portion of the columnar electrode 8 or on the connection pad portion of the rewiring 7 around the periphery. However, since the resist residue 13 that has been caught is once heated to 120 ° C. or higher, its adhesive strength is extremely weak and can be easily and reliably removed by washing with water or ultrasonic water.
[0015]
Next, when unnecessary portions of the base metal layer 6 are removed by etching using the rewiring 7 as a mask, the base metal layer 6 remains only under the rewiring 7 as shown in FIG. Next, as shown in FIG. 6, the sealing film 9 made of epoxy resin or the like is formed on the upper surface of the protective film 4 including the columnar electrode 8 and the rewiring 7 so that its thickness is slightly larger than the height of the columnar electrode 8. To form. In this state, the upper surface of the columnar electrode 8 is covered with the sealing film 9.
[0016]
Next, the upper surfaces of the columnar electrodes 8 are exposed by appropriately polishing the upper surfaces of the sealing film 9 and the columnar electrodes 8 as shown in FIG. Next, as shown in FIG. 8, solder balls 10 are formed on the upper surfaces of the columnar electrodes 8. Next, as shown in FIG. 9, after a dicing process, a plurality of semiconductor devices shown in FIG. 1 are obtained.
[0017]
In the semiconductor device obtained in this way, the resist residue 13 remaining on the outer peripheral surface of the base portion of the columnar electrode 8 and the connection pad portion of the rewiring 7 in the periphery thereof can be completely removed. Can be improved.
[0018]
In the above embodiment, the case where water vapor of 120 ° C. or higher is used to remove the resist residue 13 is not limited to this, but alcohol vapor such as ethanol vapor of 120 ° C. or higher may be used. In this case, in particular, when ethanol vapor is used, since ethanol has the ability to dissolve a plating resist film made of a negative dry photoresist film, the resist residue removal performance can be improved as compared with the case of water vapor.
[0019]
In the above embodiment, the columnar electrode is formed on the connection pad portion of the rewiring 7. However, in the present invention, the columnar electrode is formed on the connection pad portion of the semiconductor substrate where the rewiring is not formed. It can also be applied to the formation.
[0020]
【The invention's effect】
As described above, according to the present invention, since the resist residue remaining on the outer peripheral surface of the base part of the columnar electrode is removed, the resist generated when the plating resist film for forming the columnar electrode is peeled off. The residue can be removed, and the reliability can be improved.
[Brief description of the drawings]
FIG. 1 is a cross-sectional view of a semiconductor device manufactured by a manufacturing method as one embodiment of the present invention.
FIG. 2 is a cross-sectional view of an initial manufacturing process in manufacturing the semiconductor device shown in FIG. 1;
FIG. 3 is a cross-sectional view of the manufacturing process following FIG. 2;
FIG. 4 is a cross-sectional view of the manufacturing process following FIG. 3;
FIG. 5 is a cross-sectional view of the manufacturing process following FIG. 4;
6 is a cross-sectional view of the manufacturing process following FIG. 5. FIG.
7 is a cross-sectional view of a manufacturing step that follows FIG. 6. FIG.
FIG. 8 is a cross-sectional view of the manufacturing process following FIG. 7;
FIG. 9 is a cross-sectional view of the manufacturing process following FIG. 8;
FIG. 10 is a diagram showing a relationship between peel adhesive strength and temperature of a plating resist film made of a negative dry photoresist film.
[Explanation of symbols]
DESCRIPTION OF SYMBOLS 1 Silicon substrate 2 Connection pad 3 Insulating film 4 Protective film 5 Opening part 6 Base metal layer 7 Rewiring 8 Columnar electrode 9 Sealing film 10 Solder ball 11 Plating resist film 13 Resist residue

Claims (4)

半導体基板上に下地金属層が形成され、該下地金属層の上面には配線層が形成され、該配線層は接続パッド部を有、ネガ型のドライフォトレジストフィルムを用いて、前記接続パッド部に対応する領域に開口部を有するメッキレジスト膜を形成する工程と、前記メッキレジスト膜をマスクとして電解メッキを行なうことにより、前記メッキレジスト膜の開口部内における前記接続パッド部上に柱状電極を形成する工程と、レジスト剥離液を用いて前記メッキレジスト膜を剥離する工程と、前記柱状電極の根元部外周面に残存するレジスト残渣を蒸気を用いて除去する工程と、前記レジスト残渣を除去した後前記下地金属層の除去を行う工程とを有することを特徴とする半導体装置の製造方法。 Is the underlying metal layer is formed on a semiconductor substrate, the upper surface of the lower ground metal interconnection layer is formed, the wiring layer have a connection pad portion, with a dry photoresist film negative, the connection pad Forming a plating resist film having an opening in a region corresponding to the portion, and performing electrolytic plating using the plating resist film as a mask to form a columnar electrode on the connection pad portion in the opening of the plating resist film A step of forming, a step of removing the plating resist film using a resist stripping solution, a step of removing the resist residue remaining on the outer peripheral surface of the base portion of the columnar electrode using steam, and the resist residue being removed And a step of removing the base metal layer afterwards . 請求項1に記載の発明において、前記レジスト残渣除去工程は、前記レジスト残渣に120℃以上の蒸気を吹き付けて行なうことを特徴とする半導体装置の製造方法。  2. The method of manufacturing a semiconductor device according to claim 1, wherein the resist residue removing step is performed by spraying steam at 120 [deg.] C. or higher onto the resist residue. 請求項1に記載の発明において、前記蒸気は水蒸気、アルコール蒸気、エタノール蒸気のいずれかであることを特徴とする半導体装置の製造方法。In the invention of claim 1, wherein the vapor is water vapor, alcohol vapor, a method of manufacturing a semiconductor device which is characterized in that either ethanol vapor. 請求項に記載の発明において、前記レジスト残渣除去工程後と前記下地金属層除去工程との間に、水洗を行なうことを特徴とする半導体装置の製造方法。2. The method of manufacturing a semiconductor device according to claim 1 , wherein water washing is performed between the resist residue removing step and the base metal layer removing step.
JP2003069440A 2003-03-14 2003-03-14 Manufacturing method of semiconductor device Expired - Fee Related JP4126392B2 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP2003069440A JP4126392B2 (en) 2003-03-14 2003-03-14 Manufacturing method of semiconductor device

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP2003069440A JP4126392B2 (en) 2003-03-14 2003-03-14 Manufacturing method of semiconductor device

Publications (2)

Publication Number Publication Date
JP2004281614A JP2004281614A (en) 2004-10-07
JP4126392B2 true JP4126392B2 (en) 2008-07-30

Family

ID=33286468

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2003069440A Expired - Fee Related JP4126392B2 (en) 2003-03-14 2003-03-14 Manufacturing method of semiconductor device

Country Status (1)

Country Link
JP (1) JP4126392B2 (en)

Families Citing this family (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP4413240B2 (en) 2007-03-05 2010-02-10 Okiセミコンダクタ株式会社 Manufacturing method of semiconductor device
JP2014007424A (en) * 2013-09-19 2014-01-16 Teramikros Inc Conductor layer formation method, semiconductor device manufacturing method and substrate cleaning device

Also Published As

Publication number Publication date
JP2004281614A (en) 2004-10-07

Similar Documents

Publication Publication Date Title
US7265440B2 (en) Methods and apparatus for packaging integrated circuit devices
JP4995551B2 (en) Semiconductor device and manufacturing method of semiconductor device
US7781338B2 (en) Semiconductor device manufacturing method and semiconductor device
TW200832641A (en) Semiconductor device having projecting electrode formed by electrolytic plating, and manufacturing method thereof
JP2004158827A (en) Semiconductor wafer, semiconductor device and manufacturing method thereof, circuit board, and electronic apparatus
US8309373B2 (en) Method of manufacturing semiconductor device
JP2019102522A (en) Semiconductor device and method of manufacturing the same
JP4232044B2 (en) Manufacturing method of semiconductor device
US6479376B1 (en) Process improvement for the creation of aluminum contact bumps
JP4126392B2 (en) Manufacturing method of semiconductor device
JP4506767B2 (en) Manufacturing method of semiconductor device
JP2011029314A (en) Method for manufacturing semiconductor device
JP5603191B2 (en) Manufacturing method of semiconductor device
JP2006332694A (en) Method for forming metal bumps on semiconductor surface
JP2007258629A (en) Manufacturing method of chip size package
JP2004134708A (en) Semiconductor device and its manufacturing method, circuit board and electronic apparatus
JP4119740B2 (en) Manufacturing method of semiconductor device
JP4722690B2 (en) Semiconductor device and manufacturing method thereof
JP4161754B2 (en) Manufacturing method of semiconductor device
JP4686962B2 (en) Manufacturing method of semiconductor device
JP2006120978A (en) Semiconductor device and its manufacturing method
JP4134770B2 (en) Semiconductor device and manufacturing method thereof
JP2003282614A (en) Semiconductor device and its manufacturing method
JP2004134709A (en) Semiconductor device and its manufacturing method, circuit board and electronic apparatus
JP2009016869A (en) Method of manufacturing electronic device

Legal Events

Date Code Title Description
A621 Written request for application examination

Free format text: JAPANESE INTERMEDIATE CODE: A621

Effective date: 20051201

RD02 Notification of acceptance of power of attorney

Free format text: JAPANESE INTERMEDIATE CODE: A7422

Effective date: 20060208

RD04 Notification of resignation of power of attorney

Free format text: JAPANESE INTERMEDIATE CODE: A7424

Effective date: 20060405

A977 Report on retrieval

Free format text: JAPANESE INTERMEDIATE CODE: A971007

Effective date: 20070618

A131 Notification of reasons for refusal

Free format text: JAPANESE INTERMEDIATE CODE: A131

Effective date: 20070626

A521 Written amendment

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20070730

TRDD Decision of grant or rejection written
A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

Effective date: 20080408

A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

A61 First payment of annual fees (during grant procedure)

Free format text: JAPANESE INTERMEDIATE CODE: A61

Effective date: 20080421

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20110523

Year of fee payment: 3

R150 Certificate of patent or registration of utility model

Free format text: JAPANESE INTERMEDIATE CODE: R150

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20110523

Year of fee payment: 3

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20120523

Year of fee payment: 4

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20120523

Year of fee payment: 4

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20120523

Year of fee payment: 4

S111 Request for change of ownership or part of ownership

Free format text: JAPANESE INTERMEDIATE CODE: R313111

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20120523

Year of fee payment: 4

R350 Written notification of registration of transfer

Free format text: JAPANESE INTERMEDIATE CODE: R350

LAPS Cancellation because of no payment of annual fees