JP4104746B2 - 自動直接メモリ・アクセス機能を備えたコンピュータ・システム - Google Patents
自動直接メモリ・アクセス機能を備えたコンピュータ・システム Download PDFInfo
- Publication number
- JP4104746B2 JP4104746B2 JP27855998A JP27855998A JP4104746B2 JP 4104746 B2 JP4104746 B2 JP 4104746B2 JP 27855998 A JP27855998 A JP 27855998A JP 27855998 A JP27855998 A JP 27855998A JP 4104746 B2 JP4104746 B2 JP 4104746B2
- Authority
- JP
- Japan
- Prior art keywords
- packet
- queue
- dbe
- completion
- request
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Fee Related
Links
Images
Classifications
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
- G06F13/14—Handling requests for interconnection or transfer
- G06F13/20—Handling requests for interconnection or transfer for access to input/output bus
- G06F13/28—Handling requests for interconnection or transfer for access to input/output bus using burst mode transfer, e.g. direct memory access DMA, cycle steal
Landscapes
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Physics & Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Bus Control (AREA)
Applications Claiming Priority (2)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| US08/940,367 US6128669A (en) | 1997-09-30 | 1997-09-30 | System having a bridge with distributed burst engine to decouple input/output task from a processor |
| US940367 | 1997-09-30 |
Publications (3)
| Publication Number | Publication Date |
|---|---|
| JPH11175454A JPH11175454A (ja) | 1999-07-02 |
| JPH11175454A5 JPH11175454A5 (https=) | 2005-11-04 |
| JP4104746B2 true JP4104746B2 (ja) | 2008-06-18 |
Family
ID=25474702
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP27855998A Expired - Fee Related JP4104746B2 (ja) | 1997-09-30 | 1998-09-30 | 自動直接メモリ・アクセス機能を備えたコンピュータ・システム |
Country Status (3)
| Country | Link |
|---|---|
| US (1) | US6128669A (https=) |
| EP (1) | EP0905629A1 (https=) |
| JP (1) | JP4104746B2 (https=) |
Cited By (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US20240045618A1 (en) * | 2022-08-04 | 2024-02-08 | Mediatek Inc. | Completion Queue Handling By Host Controller For Storage Device |
Families Citing this family (39)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| TW386215B (en) * | 1997-03-24 | 2000-04-01 | Seiko Epson Corp | Emulation system and information processor |
| US6330631B1 (en) | 1999-02-03 | 2001-12-11 | Sun Microsystems, Inc. | Data alignment between buses |
| US6732067B1 (en) * | 1999-05-12 | 2004-05-04 | Unisys Corporation | System and adapter card for remote console emulation |
| US6983350B1 (en) | 1999-08-31 | 2006-01-03 | Intel Corporation | SDRAM controller for parallel processor architecture |
| US6532509B1 (en) | 1999-12-22 | 2003-03-11 | Intel Corporation | Arbitrating command requests in a parallel multi-threaded processing system |
| US6694380B1 (en) | 1999-12-27 | 2004-02-17 | Intel Corporation | Mapping requests from a processing unit that uses memory-mapped input-output space |
| US7620702B1 (en) | 1999-12-28 | 2009-11-17 | Intel Corporation | Providing real-time control data for a network processor |
| US6661794B1 (en) | 1999-12-29 | 2003-12-09 | Intel Corporation | Method and apparatus for gigabit packet assignment for multithreaded packet processing |
| US6584522B1 (en) | 1999-12-30 | 2003-06-24 | Intel Corporation | Communication between processors |
| US7480706B1 (en) | 1999-12-30 | 2009-01-20 | Intel Corporation | Multi-threaded round-robin receive for fast network port |
| US6952824B1 (en) * | 1999-12-30 | 2005-10-04 | Intel Corporation | Multi-threaded sequenced receive for fast network port stream of packets |
| US6725315B2 (en) * | 2000-12-22 | 2004-04-20 | Nortel Networks Limited | System and method to efficiently move data from one data bus to another data bus in a network switch |
| US20030046499A1 (en) * | 2001-08-30 | 2003-03-06 | Wen Lin | Integrated drive controller for systems with integrated mass storage |
| US20030097503A1 (en) * | 2001-11-19 | 2003-05-22 | Huckins Jeffrey L. | PCI compatible bus model for non-PCI compatible bus architectures |
| US7471688B2 (en) | 2002-06-18 | 2008-12-30 | Intel Corporation | Scheduling system for transmission of cells to ATM virtual circuits and DSL ports |
| US7352769B2 (en) | 2002-09-12 | 2008-04-01 | Intel Corporation | Multiple calendar schedule reservation structure and method |
| US7433307B2 (en) | 2002-11-05 | 2008-10-07 | Intel Corporation | Flow control in a network environment |
| US7443836B2 (en) | 2003-06-16 | 2008-10-28 | Intel Corporation | Processing a data packet |
| US6993598B2 (en) * | 2003-10-09 | 2006-01-31 | International Business Machines Corporation | Method and apparatus for efficient sharing of DMA resource |
| US7136943B2 (en) * | 2004-03-18 | 2006-11-14 | International Business Machines Corporation | Method and apparatus for managing context switches using a context switch history table |
| JP2006127300A (ja) * | 2004-10-29 | 2006-05-18 | Hitachi Global Storage Technologies Netherlands Bv | ホストと記憶デバイスとの間における通信方法、記憶デバイス、ホスト、記憶デバイスとホストを備えるシステム |
| US7917659B2 (en) * | 2005-03-02 | 2011-03-29 | Lsi Corporation | Variable length command pull with contiguous sequential layout |
| US7644198B2 (en) | 2005-10-07 | 2010-01-05 | International Business Machines Corporation | DMAC translation mechanism |
| US7721023B2 (en) * | 2005-11-15 | 2010-05-18 | International Business Machines Corporation | I/O address translation method for specifying a relaxed ordering for I/O accesses |
| US7664213B2 (en) * | 2005-11-22 | 2010-02-16 | Sun Microsystems, Inc. | Clock alignment detection from single reference |
| GB2433333B (en) | 2005-12-13 | 2011-07-13 | Advanced Risc Mach Ltd | Distributed direct memory access provision within a data processing system |
| CN102693206B (zh) * | 2007-01-30 | 2015-06-24 | 世意法(北京)半导体研发有限责任公司 | 在终点中无线usb同步的缓冲器管理 |
| CN101237445B (zh) * | 2007-01-30 | 2013-01-02 | 世意法(北京)半导体研发有限责任公司 | 缓冲器管理方法和用于缓冲器管理及封装wusb分组的设备 |
| WO2008149459A1 (ja) * | 2007-06-08 | 2008-12-11 | Fujitsu Limited | ストレージ装置および制御方法 |
| US7733130B2 (en) * | 2008-03-06 | 2010-06-08 | Oracle America, Inc. | Skew tolerant communication between ratioed synchronous clocks |
| US7861024B2 (en) * | 2008-09-30 | 2010-12-28 | Intel Corporation | Providing a set aside mechanism for posted interrupt transactions |
| US9026698B2 (en) * | 2013-03-15 | 2015-05-05 | Intel Corporation | Apparatus, system and method for providing access to a device function |
| US9513869B2 (en) * | 2013-09-18 | 2016-12-06 | HGST Netherlands B.V. | Doorbell-less endpoint-initiated protocol for storage devices |
| US9778859B2 (en) | 2013-09-18 | 2017-10-03 | Western Digital Technologies, Inc. | Doorless protocol having multiple queue read requests in flight |
| US10048878B2 (en) | 2015-06-08 | 2018-08-14 | Samsung Electronics Co., Ltd. | Nonvolatile memory module and storage system having the same |
| US10977198B2 (en) * | 2018-09-12 | 2021-04-13 | Micron Technology, Inc. | Hybrid memory system interface |
| US12131184B2 (en) * | 2021-10-29 | 2024-10-29 | Blackberry Limited | Thread scheduling including preemption of a thread in a kernel persona |
| CN114546906B (zh) * | 2022-01-28 | 2023-06-23 | 郑州信大捷安信息技术股份有限公司 | 一种基于ring通信机制的数据交互方法和系统 |
| CN121255685A (zh) * | 2025-12-03 | 2026-01-02 | 知合行一技术(上海)有限公司 | 一种dma访存请求处理方法及装置 |
Family Cites Families (13)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US5050066A (en) * | 1988-10-14 | 1991-09-17 | Intel Corporation | Apparatus with a single memory and a plurality of queue counters for queuing requests and replies on a pipelined packet bus |
| CA2029179A1 (en) * | 1989-11-03 | 1991-05-04 | Stephen M. Schultz | Method for data distribution in a disk array |
| US5657471A (en) * | 1992-04-16 | 1997-08-12 | Digital Equipment Corporation | Dual addressing arrangement for a communications interface architecture |
| US5386524A (en) | 1992-04-16 | 1995-01-31 | Digital Equipment Corporation | System for accessing information in a data processing system |
| US5487146A (en) * | 1994-03-08 | 1996-01-23 | Texas Instruments Incorporated | Plural memory access address generation employing guide table entries forming linked list |
| US5448558A (en) * | 1994-04-05 | 1995-09-05 | International Business Machines Corporation | Method and apparatus for managing packet FIFOS |
| US5664223A (en) * | 1994-04-05 | 1997-09-02 | International Business Machines Corporation | System for independently transferring data using two independently controlled DMA engines coupled between a FIFO buffer and two separate buses respectively |
| US5687316A (en) * | 1994-07-29 | 1997-11-11 | International Business Machines Corporation | Communication apparatus and methods having P-MAC, I-MAC engines and buffer bypass for simultaneously transmitting multimedia and packet data |
| DE19581234B4 (de) * | 1994-10-31 | 2008-03-20 | Intel Corp., Santa Clara | Bussteuereinrichtung und Verfahren für eine hierarchische serielle Busanordnung unter Verwendung von Kommunikationspaketen |
| US5613162A (en) * | 1995-01-04 | 1997-03-18 | Ast Research, Inc. | Method and apparatus for performing efficient direct memory access data transfers |
| US5734847A (en) * | 1995-06-15 | 1998-03-31 | Intel Corporation | Method and apparatus for enabling intelligent I/O subsystems using PCI I/O devices |
| SG82563A1 (en) * | 1995-07-07 | 2001-08-21 | Sun Microsystems Inc | An apparatus and method for packetizing and segmenting mpeg packets |
| US6519268B1 (en) * | 1996-03-07 | 2003-02-11 | Sony Corporation | Asynchronous data pipe for automatically managing asynchronous data transfers between an application and a bus structure |
-
1997
- 1997-09-30 US US08/940,367 patent/US6128669A/en not_active Expired - Lifetime
-
1998
- 1998-09-24 EP EP98307735A patent/EP0905629A1/en not_active Ceased
- 1998-09-30 JP JP27855998A patent/JP4104746B2/ja not_active Expired - Fee Related
Cited By (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US20240045618A1 (en) * | 2022-08-04 | 2024-02-08 | Mediatek Inc. | Completion Queue Handling By Host Controller For Storage Device |
Also Published As
| Publication number | Publication date |
|---|---|
| EP0905629A1 (en) | 1999-03-31 |
| US6128669A (en) | 2000-10-03 |
| JPH11175454A (ja) | 1999-07-02 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| JP4104746B2 (ja) | 自動直接メモリ・アクセス機能を備えたコンピュータ・システム | |
| US5978858A (en) | Packet protocol and distributed burst engine | |
| US5918028A (en) | Apparatus and method for smart host bus adapter for personal computer cards | |
| US6134619A (en) | Method and apparatus for transporting messages between processors in a multiple processor system | |
| JP3431149B2 (ja) | 仮想fifoによる周辺装置インタフェースのシステム並びに方法 | |
| US7603490B2 (en) | Barrier and interrupt mechanism for high latency and out of order DMA device | |
| CN100474255C (zh) | 用于多事件队列的中断管理 | |
| CN102077181B (zh) | 用于在多核处理器中和在某些共享存储器多处理器系统中产生并输送处理器间中断的方法和系统 | |
| CN101198924B (zh) | 在完成事件中包括描述符队列空事件的方法和系统 | |
| JP4516941B2 (ja) | プロセッサとメモリ・フロー・コントローラとの間でコマンド・パラメータを通信するためのシステム、方法、コンピュータ・プログラム、および装置 | |
| US11995351B2 (en) | DMA engines configured to perform first portion data transfer commands with a first DMA engine and second portion data transfer commands with second DMA engine | |
| JPH09160861A (ja) | ローカル・プロセッサの介入なしにコマンド・ブロックをローカル処理サイドに転送するための情報処理システム | |
| US8694688B2 (en) | Disk controller for implementing efficient disk I/O for a computer system | |
| US7752374B2 (en) | Method and apparatus for host messaging unit for peripheral component interconnect busmaster devices | |
| WO2001006377A1 (en) | Multi-cast dma - a method for reducing bandwidth and processing overhead in digital systems | |
| JPH09160862A (ja) | ローカル・サイド及びホスト・サイドの間でデータ・ブロックを転送するためのステータス処理システム | |
| US6279065B1 (en) | Computer system with improved memory access | |
| JP2002503847A (ja) | 2次バスからのメッセージング・ユニットへのアクセス | |
| US6957280B2 (en) | Streamlining ATA device initialization | |
| JP4490585B2 (ja) | 周辺ステータスについての内部レジスタを有するプロセッサまたはコア論理演算装置 | |
| US7694004B2 (en) | Bit-granular writes of control registers | |
| JP5558713B2 (ja) | データ処理システム内でプロセッサ内のイベントに関連する命令およびデータを伝達するための方法 | |
| JP2003509772A (ja) | バスアービットレーション | |
| US8700808B2 (en) | Hardware support system for accelerated disk I/O | |
| JP2586690B2 (ja) | 命令プリフェッチ装置 |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| A521 | Written amendment |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20050809 |
|
| A621 | Written request for application examination |
Free format text: JAPANESE INTERMEDIATE CODE: A621 Effective date: 20050809 |
|
| A977 | Report on retrieval |
Free format text: JAPANESE INTERMEDIATE CODE: A971007 Effective date: 20070926 |
|
| A131 | Notification of reasons for refusal |
Free format text: JAPANESE INTERMEDIATE CODE: A131 Effective date: 20071105 |
|
| A521 | Written amendment |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20080205 |
|
| TRDD | Decision of grant or rejection written | ||
| A01 | Written decision to grant a patent or to grant a registration (utility model) |
Free format text: JAPANESE INTERMEDIATE CODE: A01 Effective date: 20080226 |
|
| A61 | First payment of annual fees (during grant procedure) |
Free format text: JAPANESE INTERMEDIATE CODE: A61 Effective date: 20080326 |
|
| R150 | Certificate of patent or registration of utility model |
Free format text: JAPANESE INTERMEDIATE CODE: R150 |
|
| FPAY | Renewal fee payment (event date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20110404 Year of fee payment: 3 |
|
| FPAY | Renewal fee payment (event date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20120404 Year of fee payment: 4 |
|
| FPAY | Renewal fee payment (event date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20120404 Year of fee payment: 4 |
|
| FPAY | Renewal fee payment (event date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20130404 Year of fee payment: 5 |
|
| FPAY | Renewal fee payment (event date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20140404 Year of fee payment: 6 |
|
| LAPS | Cancellation because of no payment of annual fees |