JP4095706B2 - Semiconductor device - Google Patents
Semiconductor device Download PDFInfo
- Publication number
- JP4095706B2 JP4095706B2 JP08080198A JP8080198A JP4095706B2 JP 4095706 B2 JP4095706 B2 JP 4095706B2 JP 08080198 A JP08080198 A JP 08080198A JP 8080198 A JP8080198 A JP 8080198A JP 4095706 B2 JP4095706 B2 JP 4095706B2
- Authority
- JP
- Japan
- Prior art keywords
- layer
- electrode
- gate
- semiconductor device
- semiconductor layer
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Lifetime
Links
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/02—Bonding areas ; Manufacturing methods related thereto
- H01L24/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L24/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/02—Bonding areas ; Manufacturing methods related thereto
- H01L24/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L24/06—Structure, shape, material or disposition of the bonding areas prior to the connecting process of a plurality of bonding areas
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/04042—Bonding areas specifically adapted for wire connectors, e.g. wirebond pads
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
- H01L2224/05001—Internal layers
- H01L2224/05075—Plural internal layers
- H01L2224/0508—Plural internal layers being stacked
- H01L2224/05082—Two-layer arrangements
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
- H01L2224/0554—External layer
- H01L2224/0555—Shape
- H01L2224/05556—Shape in side view
- H01L2224/05558—Shape in side view conformal layer on a patterned surface
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
- H01L2224/0554—External layer
- H01L2224/05599—Material
- H01L2224/056—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
- H01L2224/05617—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 400°C and less than 950°C
- H01L2224/05624—Aluminium [Al] as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/481—Disposition
- H01L2224/48151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/48221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/48225—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
- H01L2224/48227—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation connecting the wire to a bond pad of the item
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/484—Connecting portions
- H01L2224/48455—Details of wedge bonds
- H01L2224/48456—Shape
- H01L2224/48458—Shape of the interface with the bonding area
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/484—Connecting portions
- H01L2224/4847—Connecting portions the connecting portion on the bonding area of the semiconductor or solid-state body being a wedge bond
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01004—Beryllium [Be]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01013—Aluminum [Al]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01014—Silicon [Si]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01015—Phosphorus [P]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01033—Arsenic [As]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01042—Molybdenum [Mo]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/10—Details of semiconductor or other solid state devices to be connected
- H01L2924/11—Device type
- H01L2924/13—Discrete devices, e.g. 3 terminal devices
- H01L2924/1304—Transistor
- H01L2924/1305—Bipolar Junction Transistor [BJT]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/10—Details of semiconductor or other solid state devices to be connected
- H01L2924/11—Device type
- H01L2924/13—Discrete devices, e.g. 3 terminal devices
- H01L2924/1304—Transistor
- H01L2924/1305—Bipolar Junction Transistor [BJT]
- H01L2924/13055—Insulated gate bipolar transistor [IGBT]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/10—Details of semiconductor or other solid state devices to be connected
- H01L2924/11—Device type
- H01L2924/13—Discrete devices, e.g. 3 terminal devices
- H01L2924/1304—Transistor
- H01L2924/1306—Field-effect transistor [FET]
- H01L2924/13091—Metal-Oxide-Semiconductor Field-Effect Transistor [MOSFET]
Landscapes
- Engineering & Computer Science (AREA)
- Computer Hardware Design (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Electrodes Of Semiconductors (AREA)
- Wire Bonding (AREA)
Description
【0001】
【発明の属する技術分野】
本発明はMOSゲートを有する半導体装置に関する。
【0002】
【従来の技術】
パワーMOSFETや絶縁ゲートバイポーラトランジスタ(Insulated gate bipolartransistor以下IGBTと称す)などのMOSゲートをもちかつ大きな電流を制御する素子では、表面に多数のMOSセルを形成し、縦方向に電流を流す。図1にIGBTを例として断面構造を示す。p+ 層上にn- 層が形成され、n- 層表面より多数のp層が形成されている。p層内部には、n+ 層が形成されている。また、n+ 層,p層,n- 層にわたって表面にゲート酸化膜、さらにその上にゲート電極が設けられMOSゲートを構成している。ゲート電極は絶縁膜によりおおわれ、表面をおおうエミッタ電極と絶縁されている。エミッタ電極はp層と
n+ 層にオーミック接触している。また反対面(裏面)にはp+ 層と裏面電極がオーミック接触し、コレクタ電極となっている。
【0003】
上記の構造の素子では、従来は、MOSゲートを設けないところにパットを設けワイヤボンデイングする方法であったが、導通面積を増やすために、エミッタ電極に直接ワイヤボンデイングする方法が一般的に利用されるようになっている。
【0004】
【発明が解決しようとする課題】
従来は、エミッタ電極として、アルミニウムシリコン合金が使われてきた。これは、純粋なアルミニウムではシリコンがアルミニウムに拡散するため、pn接合が破壊されるため、それを防止するためである。パワーMOSFETやIGBTでは大きな電流が流れるため、ワイヤは数100μmの太いものを使用する。このワイヤをボンデイングするときの衝撃を緩和するためLSIで使われるより厚い (3μm以上)アルミニウムシリコン合金を堆積して使用している。このため、堆積中にアルミニウムシリコン合金中のシリコンが集まってできるシリコン残さが成長しやすい。シリコン残さは堆積とともに大きくなるため表面付近の面積は小さく厚くあるに従って大きくなる。このため、表面付近がとがった形状となる。このシリコン残さ上にワイヤが打たれると、シリコン残さ先端に力が集中し、絶縁膜にクラックが入り、エミッタ電極とゲート電極の絶縁が破壊されるという問題があった。本発明は、従来と同等の主耐圧歩留まりを維持したまま、ワイヤボンデイング時の歩留まりを向上した半導体装置を提供することを目的とする。
【0005】
【課題を解決するための手段】
本発明は、上記問題を解決するため、MOSゲートとその上にエミッタ電極が設けられさらにエミッタ電極にワイヤがボンデイングされている半導体装置において、エミッタ電極に純粋なアルミニウムが設けられ、かつエミッタ電極とMOSゲート間にバリア層を設けるものである。
【0006】
純粋なアルミニウムを使用することによりシリコン残さをなくすことができる。これによりワイヤボンデイング時に発生するクラックを防止できワイヤボンデイング時の歩留まりを向上できる。さらに、バリア層によりシリコンがアルミニウムに拡散しpn接合が破壊するのを防止できるため、従来と同等の主耐圧歩留まりが得られる。
【0007】
【発明の実施の形態】
以下実施例を図面を使って、詳細に説明する。図2は、本発明の第1の実施例を示す。n- 層表面1より多数のp層2が形成されている。p層2内部には、
n+ 層3が形成されている。また、n+ 層3,p層2,n- 層1にわたって表面にゲート酸化膜10、さらにその上にゲート電極11が設けられMOSゲートを構成している。ゲート電極11は絶縁膜12によりおおわれ、表面をおおうエミッタ電極20と絶縁されている。エミッタ電極20はp層2とn+ 層3にオーミック接触している。エミッタ電極20上にはワイヤ30がボンデイングされている。また、エミッタ電極20と絶縁膜12間にはバリア層21が設けられている。エミッタ電極20は純粋なアルミニウムにより形成されている。
【0008】
純粋なアルミニウムを使用することによりシリコン残さをなくすことができる。これによりワイヤボンデイング時に発生するクラックを防止できワイヤボンデイング時の歩留まりを向上できる。さらに、バリア層によりシリコンがアルミニウムに拡散しpn接合が破壊するのを防止できるため、従来と同等の主耐圧歩留まりが得られる。
【0009】
バリア層20としては、シリコンとの接触抵抗が小さいこと、高温の熱処理に耐えられること、従来のシリコンプロセスになじみやすいことからモリブデンシリサイドが望ましい。ところで、バリア層があまり薄いとシリコンが拡散してくるため、主耐圧歩留まりが低下する。図3は、モリブデンシリサイドの厚さと主耐圧歩留まりの関係を示したものである。モリブデンシリサイドの厚さが600オングストローム以上で主耐圧不良が0になっている。これより、バリア層としてモリブデンシリサイドを使用する場合600オングストローム以上必要である。
【0010】
図4は、本発明の半導体装置をモジュールに組んだときの例である。絶縁板
50上にはコレクタ配線51,エミッタ配線52,ゲート配線53が設けられている。コレクタ配線51上にはチップ60が設けられ、コレクタ配線51と図には現れていない裏面電極を通じてコレクタが接続されている。チップ60表面にはゲートパット40が設けられ、さらに導通領域は保護膜が部分的に取り除かれエミッタパット41が設けられている。ゲートパット40とゲート配線53はゲートワイヤ31により、またエミッタパット41とエミッタ配線52はエミッタワイヤ32により接続されている。従来は、あまり強い力でワイヤをボンデイングするとシリコン残さによるクラックで不良が多発するため、弱い力でつけていた。本発明の半導体装置ではシリコン残さがないため、従来より強い力でボンデイングできるためワイヤに電流を繰り返し加えたときワイヤがはがれるまでの寿命を延ばすことができる。
【0011】
図5は、本発明の半導体装置を使って構成したモータ駆動用インバータ回路の例を示す。図面の記号では半導体装置は1個しか示していないが、大電流を流すため、複数個の半導体装置が並列に接続されている。半導体装置200には逆並列にダイオード201が接続されており、半導体装置が2個直列に接続され1相が形成されている。半導体装置が接続された中点より出力がでており、モータ
206と接続されている。上アーム側の半導体装置200a,200b,200c,200dのコレクタは共通であり、整流回路の高電位側と接続されている。また、下アーム側の半導体装置200d,200e,200fのエミッタは共通であり、整流回路のアース側と接続されている。整流回路203は、交流202を直流に変換する。半導体装置200は、この直流を受電し、再度交流に変換してモータを駆動する。上下の駆動回路204,205は、半導体装置のゲートに駆動信号を伝え、所定の周期で半導体装置をオン,オフさせる。本発明の半導体装置を組み込んだモジュールではワイヤに電流を繰り返し流したときワイヤがはがれるまでの時間が長くなるので、インバータの信頼性を向上させることができる。
【0012】
【発明の効果】
純粋なアルミニウムを使用することによりシリコン残さをなくすことができる。これによりワイヤボンデイング時に発生するクラックを防止できワイヤボンデイング時の歩留まりを向上できる。さらに、バリア層によりシリコンがアルミニウムに拡散しpn接合が破壊するのを防止できるため、従来と同等の主耐圧歩留まりが得られる。
【図面の簡単な説明】
【図1】従来例。
【図2】本発明の実施例。
【図3】モリブデンシリサイド厚と主耐圧不良の関係。
【図4】本発明を使用したモジュール。
【図5】本発明のIGBTを使ったインバータ回路。
【符号の説明】
1…n- 層、2…p層、3…n+ 層、10…ゲート酸化膜、11…ゲート電極、12…絶縁膜、20…純粋なアルミニウム、21…バリア層、30…ワイヤ、31…ゲートワイヤ、32…エミッタワイヤ、40…ゲートパット、41…エミッタパット、51…コレクタ配線、52…エミッタ配線、53…ゲート配線、
60…チップ、200…IGBT、201…ダイオード、202…交流電源、
203…整流回路、204…上アーム駆動回路、205…下アーム駆動回路、
206…モータ。[0001]
BACKGROUND OF THE INVENTION
The present invention relates to a semiconductor device having a MOS gate.
[0002]
[Prior art]
In an element having a MOS gate and controlling a large current, such as a power MOSFET or an insulated gate bipolar transistor (hereinafter referred to as an IGBT), a large number of MOS cells are formed on the surface, and a current flows in the vertical direction. FIG. 1 shows a cross-sectional structure of an IGBT as an example. An n − layer is formed on the p + layer, and a large number of p layers are formed from the surface of the n − layer. An n + layer is formed inside the p layer. Further, a gate oxide film is provided on the surface over the n + layer, p layer, and n − layer, and a gate electrode is provided on the gate oxide film to constitute a MOS gate. The gate electrode is covered with an insulating film and insulated from the emitter electrode covering the surface. The emitter electrode is in ohmic contact with the p layer and the n + layer. The p + layer and the back electrode are in ohmic contact with the opposite surface (back surface) to form a collector electrode.
[0003]
In the device having the above structure, the conventional method is wire bonding by providing a pad where no MOS gate is provided. However, in order to increase the conduction area, a method of wire bonding directly to the emitter electrode is generally used. It has become so.
[0004]
[Problems to be solved by the invention]
Conventionally, an aluminum silicon alloy has been used as the emitter electrode. This is to prevent the pn junction from being broken because silicon diffuses into aluminum in pure aluminum. Since a large current flows in a power MOSFET or IGBT, a thick wire of several hundred μm is used. In order to reduce the impact when bonding this wire, a thicker (3 μm or more) aluminum silicon alloy used in LSI is deposited and used. For this reason, the silicon residue formed by the collection of silicon in the aluminum silicon alloy during deposition is likely to grow. Since the silicon residue increases with deposition, the area near the surface increases with decreasing thickness. For this reason, the surface vicinity becomes a sharp shape. When a wire is struck on the silicon residue, the force concentrates on the tip of the silicon residue, cracks are generated in the insulating film, and the insulation between the emitter electrode and the gate electrode is broken. An object of the present invention is to provide a semiconductor device in which the yield at the time of wire bonding is improved while maintaining the main breakdown voltage yield equivalent to the conventional one.
[0005]
[Means for Solving the Problems]
In order to solve the above problems, the present invention provides a semiconductor device in which a MOS gate and an emitter electrode are provided on the MOS gate, and a wire is bonded to the emitter electrode. A barrier layer is provided between the MOS gates.
[0006]
Silicon residue can be eliminated by using pure aluminum. Thereby, the crack which generate | occur | produces at the time of wire bonding can be prevented, and the yield at the time of wire bonding can be improved. Furthermore, since the barrier layer can prevent silicon from diffusing into aluminum and destroying the pn junction, a main breakdown voltage yield equivalent to the conventional one can be obtained.
[0007]
DETAILED DESCRIPTION OF THE INVENTION
Hereinafter, embodiments will be described in detail with reference to the drawings. FIG. 2 shows a first embodiment of the present invention. A number of
An n + layer 3 is formed. Further, a
[0008]
Silicon residue can be eliminated by using pure aluminum. Thereby, the crack which generate | occur | produces at the time of wire bonding can be prevented, and the yield at the time of wire bonding can be improved. Furthermore, since the barrier layer can prevent silicon from diffusing into aluminum and destroying the pn junction, a main breakdown voltage yield equivalent to the conventional one can be obtained.
[0009]
As the
[0010]
FIG. 4 shows an example when the semiconductor device of the present invention is assembled in a module. On the
[0011]
FIG. 5 shows an example of an inverter circuit for driving a motor constructed using the semiconductor device of the present invention. Although only one semiconductor device is shown by the symbol in the drawing, a plurality of semiconductor devices are connected in parallel to flow a large current. A
[0012]
【The invention's effect】
Silicon residue can be eliminated by using pure aluminum. Thereby, the crack which generate | occur | produces at the time of wire bonding can be prevented, and the yield at the time of wire bonding can be improved. Furthermore, since the barrier layer can prevent silicon from diffusing into aluminum and destroying the pn junction, a main breakdown voltage yield equivalent to the conventional one can be obtained.
[Brief description of the drawings]
FIG. 1 is a conventional example.
FIG. 2 shows an embodiment of the present invention.
FIG. 3 shows the relationship between molybdenum silicide thickness and main breakdown voltage failure.
FIG. 4 is a module using the present invention.
FIG. 5 is an inverter circuit using the IGBT of the present invention.
[Explanation of symbols]
DESCRIPTION OF
60 ... Chip, 200 ... IGBT, 201 ... Diode, 202 ... AC power supply,
203 ... rectifier circuit, 204 ... upper arm drive circuit, 205 ... lower arm drive circuit,
206: Motor.
Claims (3)
第1の半導体の表面より形成された第2導電型の第2の半導体層と
第2の半導体層中に形成された第1導電型の第3の半導体層と
第3の半導体層,第1の半導体層,第2の半導体層表面に形成されたゲート酸化膜と
ゲート酸化膜上に形成されたゲート電極と
ゲート電極をおおう絶縁膜と
絶縁膜上に形成され、第2及び第3の半導体層とオーミック接触する電極と電極上に設けられたワイヤを有する半導体装置において
上記電極はアルミニウムであり、かつ電極と絶縁膜間にバリア層が設けられており、
該バリア層がモリブデンシリサイドであり、
該モリブデンシリサイドの厚さが600オングストローム以上であることを特徴とする半導体装置。 A first conductive type first semiconductor layer; a second conductive type second semiconductor layer formed from the surface of the first semiconductor; and a first conductive type third semiconductor layer formed in the second semiconductor layer Semiconductor layer, third semiconductor layer, first semiconductor layer, gate oxide film formed on the surface of second semiconductor layer, gate electrode formed on gate oxide film, insulating film covering gate electrode, and insulating film A semiconductor device having an electrode in ohmic contact with the second and third semiconductor layers and a wire provided on the electrode
The electrode is aluminum, and a barrier layer is provided between the electrode and the insulating film ,
The barrier layer is molybdenum silicide;
A semiconductor device, wherein the thickness of the molybdenum silicide is 600 angstroms or more.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP08080198A JP4095706B2 (en) | 1998-03-27 | 1998-03-27 | Semiconductor device |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP08080198A JP4095706B2 (en) | 1998-03-27 | 1998-03-27 | Semiconductor device |
Publications (2)
Publication Number | Publication Date |
---|---|
JPH11284176A JPH11284176A (en) | 1999-10-15 |
JP4095706B2 true JP4095706B2 (en) | 2008-06-04 |
Family
ID=13728579
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP08080198A Expired - Lifetime JP4095706B2 (en) | 1998-03-27 | 1998-03-27 | Semiconductor device |
Country Status (1)
Country | Link |
---|---|
JP (1) | JP4095706B2 (en) |
Families Citing this family (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6703707B1 (en) * | 1999-11-24 | 2004-03-09 | Denso Corporation | Semiconductor device having radiation structure |
JP4221904B2 (en) * | 2001-01-29 | 2009-02-12 | 富士電機デバイステクノロジー株式会社 | Semiconductor device and manufacturing method thereof |
JP5309497B2 (en) * | 2007-08-09 | 2013-10-09 | 富士電機株式会社 | Semiconductor device |
FR2977383A1 (en) * | 2011-06-30 | 2013-01-04 | St Microelectronics Grenoble 2 | RECEPTION PLATE OF COPPER WIRE |
-
1998
- 1998-03-27 JP JP08080198A patent/JP4095706B2/en not_active Expired - Lifetime
Also Published As
Publication number | Publication date |
---|---|
JPH11284176A (en) | 1999-10-15 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JP4014652B2 (en) | Semiconductor device assembly and circuit | |
JP2016004877A (en) | Semiconductor device and electronic device | |
JP7446389B2 (en) | Semiconductor equipment and power conversion equipment | |
US20230253352A1 (en) | Semiconductor device and fabrication method of the semiconductor device | |
JP2944840B2 (en) | Power semiconductor device | |
JP4095706B2 (en) | Semiconductor device | |
US11495509B2 (en) | Semiconductor device and method for manufacturing semiconductor device | |
JP2002222826A (en) | Semiconductor device and its manufacturing method | |
JP7109650B2 (en) | Power semiconductor device and power conversion device | |
JP4706551B2 (en) | Power semiconductor element and power module | |
JPS6180860A (en) | Power mosfet | |
JP4000976B2 (en) | Inverter device and motor drive device using the same | |
JP2000058820A (en) | Power semiconductor element and power module | |
JP4231580B2 (en) | Semiconductor device | |
JPH08186258A (en) | Semiconductor device and its production | |
US20210036141A1 (en) | Semiconductor device and power conversion device | |
JPH1012571A (en) | Semiconductor device | |
JPH09237868A (en) | Semiconductor module | |
JPH0533546U (en) | Insulated gate type semiconductor device | |
JP7176662B1 (en) | Semiconductor equipment and power conversion equipment | |
US20240112992A1 (en) | Semiconductor device and method for manufacturing semiconductor device | |
US20230016437A1 (en) | Semiconductor device | |
CN203521404U (en) | Semiconductor device | |
JP2023058346A (en) | Semiconductor device and method for manufacturing semiconductor device | |
JPH0362025B2 (en) |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
A621 | Written request for application examination |
Free format text: JAPANESE INTERMEDIATE CODE: A621 Effective date: 20050322 |
|
RD02 | Notification of acceptance of power of attorney |
Free format text: JAPANESE INTERMEDIATE CODE: A7422 Effective date: 20050322 |
|
RD02 | Notification of acceptance of power of attorney |
Free format text: JAPANESE INTERMEDIATE CODE: A7422 Effective date: 20060512 |
|
RD04 | Notification of resignation of power of attorney |
Free format text: JAPANESE INTERMEDIATE CODE: A7424 Effective date: 20060512 |
|
A977 | Report on retrieval |
Free format text: JAPANESE INTERMEDIATE CODE: A971007 Effective date: 20071001 |
|
A131 | Notification of reasons for refusal |
Free format text: JAPANESE INTERMEDIATE CODE: A131 Effective date: 20071009 |
|
A521 | Written amendment |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20071210 |
|
TRDD | Decision of grant or rejection written | ||
A01 | Written decision to grant a patent or to grant a registration (utility model) |
Free format text: JAPANESE INTERMEDIATE CODE: A01 Effective date: 20080226 |
|
A61 | First payment of annual fees (during grant procedure) |
Free format text: JAPANESE INTERMEDIATE CODE: A61 Effective date: 20080310 |
|
FPAY | Renewal fee payment (event date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20110314 Year of fee payment: 3 |
|
R150 | Certificate of patent or registration of utility model |
Free format text: JAPANESE INTERMEDIATE CODE: R150 |
|
FPAY | Renewal fee payment (event date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20110314 Year of fee payment: 3 |
|
FPAY | Renewal fee payment (event date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20120314 Year of fee payment: 4 |
|
FPAY | Renewal fee payment (event date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20130314 Year of fee payment: 5 |
|
FPAY | Renewal fee payment (event date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20130314 Year of fee payment: 5 |
|
S111 | Request for change of ownership or part of ownership |
Free format text: JAPANESE INTERMEDIATE CODE: R313115 |
|
S531 | Written request for registration of change of domicile |
Free format text: JAPANESE INTERMEDIATE CODE: R313531 |
|
S533 | Written request for registration of change of name |
Free format text: JAPANESE INTERMEDIATE CODE: R313533 |
|
R350 | Written notification of registration of transfer |
Free format text: JAPANESE INTERMEDIATE CODE: R350 |
|
EXPY | Cancellation because of completion of term |