JP4045802B2 - プログラム処理装置及びプログラム処理方法、記憶媒体、並びにコンピュータ・プログラム - Google Patents
プログラム処理装置及びプログラム処理方法、記憶媒体、並びにコンピュータ・プログラム Download PDFInfo
- Publication number
- JP4045802B2 JP4045802B2 JP2002001092A JP2002001092A JP4045802B2 JP 4045802 B2 JP4045802 B2 JP 4045802B2 JP 2002001092 A JP2002001092 A JP 2002001092A JP 2002001092 A JP2002001092 A JP 2002001092A JP 4045802 B2 JP4045802 B2 JP 4045802B2
- Authority
- JP
- Japan
- Prior art keywords
- program
- sub
- assignment
- operand
- instruction
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Fee Related
Links
Images
Landscapes
- Devices For Executing Special Programs (AREA)
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP2002001092A JP4045802B2 (ja) | 2002-01-08 | 2002-01-08 | プログラム処理装置及びプログラム処理方法、記憶媒体、並びにコンピュータ・プログラム |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP2002001092A JP4045802B2 (ja) | 2002-01-08 | 2002-01-08 | プログラム処理装置及びプログラム処理方法、記憶媒体、並びにコンピュータ・プログラム |
Publications (3)
| Publication Number | Publication Date |
|---|---|
| JP2003202991A JP2003202991A (ja) | 2003-07-18 |
| JP2003202991A5 JP2003202991A5 (https=) | 2005-06-02 |
| JP4045802B2 true JP4045802B2 (ja) | 2008-02-13 |
Family
ID=27641306
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP2002001092A Expired - Fee Related JP4045802B2 (ja) | 2002-01-08 | 2002-01-08 | プログラム処理装置及びプログラム処理方法、記憶媒体、並びにコンピュータ・プログラム |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JP4045802B2 (https=) |
Families Citing this family (11)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US7802076B2 (en) | 2004-06-24 | 2010-09-21 | Intel Corporation | Method and apparatus to vectorize multiple input instructions |
| US7506326B2 (en) | 2005-03-07 | 2009-03-17 | International Business Machines Corporation | Method and apparatus for choosing register classes and/or instruction categories |
| JP5014920B2 (ja) * | 2007-08-17 | 2012-08-29 | ラピスセミコンダクタ株式会社 | 回路設計方法、ならびにその方法により製造される集積回路 |
| JP5438551B2 (ja) | 2009-04-23 | 2014-03-12 | 新日鉄住金ソリューションズ株式会社 | 情報処理装置、情報処理方法及びプログラム |
| JP5887811B2 (ja) * | 2011-10-05 | 2016-03-16 | 富士通株式会社 | コンパイル装置、コンパイル方法、コンパイルプログラム、記録媒体 |
| JP5966509B2 (ja) * | 2012-03-29 | 2016-08-10 | 富士通株式会社 | プログラム、コード生成方法および情報処理装置 |
| JP5846006B2 (ja) * | 2012-03-29 | 2016-01-20 | 富士通株式会社 | プログラム、コード生成方法および情報処理装置 |
| JP5846005B2 (ja) | 2012-03-29 | 2016-01-20 | 富士通株式会社 | プログラム、コード生成方法および情報処理装置 |
| JP5939074B2 (ja) * | 2012-07-31 | 2016-06-22 | 富士通株式会社 | コード処理方法、情報処理装置およびプログラム |
| JP2015201119A (ja) | 2014-04-10 | 2015-11-12 | 富士通株式会社 | コンパイルプログラム、コンパイル方法およびコンパイル装置 |
| JP7263994B2 (ja) * | 2019-09-17 | 2023-04-25 | 富士通株式会社 | 情報処理方法及び最適化プログラム |
-
2002
- 2002-01-08 JP JP2002001092A patent/JP4045802B2/ja not_active Expired - Fee Related
Also Published As
| Publication number | Publication date |
|---|---|
| JP2003202991A (ja) | 2003-07-18 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| Goossens et al. | Embedded software in real-time signal processing systems: Design technologies | |
| JP3896087B2 (ja) | コンパイラ装置およびコンパイル方法 | |
| Leupers | Code optimization techniques for embedded processors: Methods, algorithms, and tools | |
| US7373642B2 (en) | Defining instruction extensions in a standard programming language | |
| US6113650A (en) | Compiler for optimization in generating instruction sequence and compiling method | |
| US8689199B2 (en) | Optimizing compiler transforms for a high level shader language | |
| US6651247B1 (en) | Method, apparatus, and product for optimizing compiler with rotating register assignment to modulo scheduled code in SSA form | |
| Leupers | Code selection for media processors with SIMD instructions | |
| JP3327818B2 (ja) | プログラム変換装置及び記録媒体 | |
| EP0510616A2 (en) | Retargetable information processing system | |
| EP1837757A2 (en) | Compiler with particular instruction scheduling | |
| JPH05143332A (ja) | 命令スケジユーラを備えたコンピユータ・システム及び入力命令シーケンスを再スケジユールする方法 | |
| JP3299611B2 (ja) | 資源割付装置 | |
| Özkan et al. | FPGA-based accelerator design from a domain-specific language | |
| Kudriavtsev et al. | Generation of permutations for SIMD processors | |
| JP4045802B2 (ja) | プログラム処理装置及びプログラム処理方法、記憶媒体、並びにコンピュータ・プログラム | |
| US11513806B2 (en) | Method for vectorizing heapsort using horizontal aggregation SIMD instructions | |
| US9383977B1 (en) | Generation of compiler description from architecture description | |
| US8266416B2 (en) | Dynamic reconfiguration supporting method, dynamic reconfiguration supporting apparatus, and dynamic reconfiguration system | |
| Amiri et al. | FLOWER: A comprehensive dataflow compiler for high-level synthesis | |
| Stitt et al. | Techniques for synthesizing binaries to an advanced register/memory structure | |
| Araujo et al. | Code generation for fixed-point DSPs | |
| DeVries | A vectorizing SUIF compiler, implementation and performance | |
| Plangger et al. | Vectorization in pypy's tracing just-in-time compiler | |
| CN118092931A (zh) | 基于指导语句的函数向量化方法及系统 |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| A521 | Written amendment |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20040818 |
|
| A621 | Written request for application examination |
Free format text: JAPANESE INTERMEDIATE CODE: A621 Effective date: 20040818 |
|
| A977 | Report on retrieval |
Free format text: JAPANESE INTERMEDIATE CODE: A971007 Effective date: 20070713 |
|
| A131 | Notification of reasons for refusal |
Free format text: JAPANESE INTERMEDIATE CODE: A131 Effective date: 20070724 |
|
| A521 | Written amendment |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20070921 |
|
| TRDD | Decision of grant or rejection written | ||
| A01 | Written decision to grant a patent or to grant a registration (utility model) |
Free format text: JAPANESE INTERMEDIATE CODE: A01 Effective date: 20071030 |
|
| A61 | First payment of annual fees (during grant procedure) |
Free format text: JAPANESE INTERMEDIATE CODE: A61 Effective date: 20071112 |
|
| FPAY | Renewal fee payment (event date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20101130 Year of fee payment: 3 |
|
| LAPS | Cancellation because of no payment of annual fees |