JP4015159B2 - タスクの移動に関するシステムおよび方法 - Google Patents

タスクの移動に関するシステムおよび方法 Download PDF

Info

Publication number
JP4015159B2
JP4015159B2 JP2005130463A JP2005130463A JP4015159B2 JP 4015159 B2 JP4015159 B2 JP 4015159B2 JP 2005130463 A JP2005130463 A JP 2005130463A JP 2005130463 A JP2005130463 A JP 2005130463A JP 4015159 B2 JP4015159 B2 JP 4015159B2
Authority
JP
Japan
Prior art keywords
instruction
address
value
data
memory
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active
Application number
JP2005130463A
Other languages
English (en)
Japanese (ja)
Other versions
JP2005322232A (ja
Inventor
達也 岩本
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Sony Interactive Entertainment Inc
Original Assignee
Sony Computer Entertainment Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Sony Computer Entertainment Inc filed Critical Sony Computer Entertainment Inc
Publication of JP2005322232A publication Critical patent/JP2005322232A/ja
Application granted granted Critical
Publication of JP4015159B2 publication Critical patent/JP4015159B2/ja
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/46—Multiprogramming arrangements
    • G06F9/48—Program initiating; Program switching, e.g. by interrupt
    • G06F9/4806—Task transfer initiation or dispatching
    • G06F9/4812—Task transfer initiation or dispatching by interrupt, e.g. masked
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/44—Arrangements for executing specific programs
    • G06F9/448—Execution paradigms, e.g. implementations of programming paradigms
    • G06F9/4482—Procedural
    • G06F9/4484—Executing subprograms
    • G06F9/4486—Formation of subprogram jump address

Landscapes

  • Engineering & Computer Science (AREA)
  • Software Systems (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Executing Machine-Instructions (AREA)
  • Devices For Executing Special Programs (AREA)
JP2005130463A 2004-05-03 2005-04-27 タスクの移動に関するシステムおよび方法 Active JP4015159B2 (ja)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US10/838,050 US7437536B2 (en) 2004-05-03 2004-05-03 Systems and methods for task migration

Publications (2)

Publication Number Publication Date
JP2005322232A JP2005322232A (ja) 2005-11-17
JP4015159B2 true JP4015159B2 (ja) 2007-11-28

Family

ID=35240713

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2005130463A Active JP4015159B2 (ja) 2004-05-03 2005-04-27 タスクの移動に関するシステムおよび方法

Country Status (4)

Country Link
US (1) US7437536B2 (de)
EP (1) EP1620800B1 (de)
JP (1) JP4015159B2 (de)
WO (1) WO2005106662A1 (de)

Families Citing this family (17)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7730456B2 (en) * 2004-05-19 2010-06-01 Sony Computer Entertainment Inc. Methods and apparatus for handling processing errors in a multi-processing system
US7855672B1 (en) * 2004-08-19 2010-12-21 Ixys Ch Gmbh Compressed codeset database format for remote control devices
US7788668B2 (en) * 2005-06-09 2010-08-31 Lockheed Martin Corporation System and method for implementing distributed priority inheritance
US7450131B2 (en) * 2005-09-30 2008-11-11 Intel Corporation Memory layout for re-ordering instructions using pointers
US7934063B2 (en) * 2007-03-29 2011-04-26 International Business Machines Corporation Invoking externally assisted calls from an isolated environment
JP2009075948A (ja) * 2007-09-21 2009-04-09 Mitsubishi Electric Corp マルチコアプロセッサ
JP5214537B2 (ja) * 2009-05-25 2013-06-19 株式会社東芝 マルチプロセッサシステム
KR101697937B1 (ko) * 2010-01-08 2017-02-01 삼성전자주식회사 멀티프로세서 시스템에서 동적 태스크 마이그레이션을 위한 방법 및 시스템
KR101662030B1 (ko) * 2010-01-14 2016-10-14 삼성전자주식회사 태스크 이동 시스템 및 그 방법
US20120198458A1 (en) * 2010-12-16 2012-08-02 Advanced Micro Devices, Inc. Methods and Systems for Synchronous Operation of a Processing Device
US8782645B2 (en) * 2011-05-11 2014-07-15 Advanced Micro Devices, Inc. Automatic load balancing for heterogeneous cores
US8683468B2 (en) * 2011-05-16 2014-03-25 Advanced Micro Devices, Inc. Automatic kernel migration for heterogeneous cores
JP5987501B2 (ja) * 2012-06-29 2016-09-07 富士通株式会社 分岐アドレス管理プログラム、方法、及び装置
US20140223062A1 (en) * 2013-02-01 2014-08-07 International Business Machines Corporation Non-authorized transaction processing in a multiprocessing environment
US9569613B2 (en) * 2014-12-23 2017-02-14 Intel Corporation Techniques for enforcing control flow integrity using binary translation
US10491524B2 (en) 2017-11-07 2019-11-26 Advanced Micro Devices, Inc. Load balancing scheme
JP7409852B2 (ja) * 2019-12-10 2024-01-09 ファナック株式会社 ロボット制御装置

Family Cites Families (18)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5189733A (en) * 1989-08-22 1993-02-23 Borland International, Inc. Application program memory management system
EP0416767A3 (en) * 1989-09-08 1992-04-29 Digital Equipment Corporation Position independent code location system
CA2045790A1 (en) 1990-06-29 1991-12-30 Richard Lee Sites Branch prediction in high-performance processor
US5539911A (en) 1991-07-08 1996-07-23 Seiko Epson Corporation High-performance, superscalar-based computer system with out-of-order instruction execution
US5835743A (en) * 1994-06-30 1998-11-10 Sun Microsystems, Inc. Application binary interface and method of interfacing binary application program to digital computer
US5655132A (en) * 1994-08-08 1997-08-05 Rockwell International Corporation Register file with multi-tasking support
JP3639366B2 (ja) 1995-11-29 2005-04-20 富士通株式会社 アドレス空間共有システム
US5797014A (en) * 1995-12-14 1998-08-18 International Business Machines Corporation Method for reducing processor cycles used for global offset table address computation in a position independent shared library
JP3658072B2 (ja) 1996-02-07 2005-06-08 株式会社ルネサステクノロジ データ処理装置およびデータ処理方法
EP0951671A1 (de) 1997-08-18 1999-10-27 Koninklijke Philips Electronics N.V. Datenverarbeitungsvorrichtung mit relativer sprunginformation
US6625718B1 (en) * 1998-02-05 2003-09-23 Avaya Technology Corp. Pointers that are relative to their own present locations
US6345276B1 (en) * 1998-09-18 2002-02-05 Microsoft Corporation Representing base pointers in a shared memory heap
US6324689B1 (en) * 1998-09-30 2001-11-27 Compaq Computer Corporation Mechanism for re-writing an executable having mixed code and data
EP1139222A1 (de) * 2000-03-31 2001-10-04 Texas Instruments Incorporated Vorausladung für TLB-Cachespeicher
US6728962B1 (en) * 2000-06-28 2004-04-27 Emc Corporation Context swapping in multitasking kernel
GB0029115D0 (en) * 2000-11-29 2001-01-10 Sgs Thomson Microelectronics Assembling an object code module
US6526491B2 (en) 2001-03-22 2003-02-25 Sony Corporation Entertainment Inc. Memory protection system and method for computer architecture for broadband networks
US7086049B2 (en) * 2002-02-26 2006-08-01 International Business Machines Corporation Background code update for embedded systems

Also Published As

Publication number Publication date
WO2005106662A1 (en) 2005-11-10
US7437536B2 (en) 2008-10-14
US20050251667A1 (en) 2005-11-10
EP1620800A1 (de) 2006-02-01
EP1620800A4 (de) 2011-09-28
EP1620800B1 (de) 2019-03-27
JP2005322232A (ja) 2005-11-17

Similar Documents

Publication Publication Date Title
JP4015159B2 (ja) タスクの移動に関するシステムおよび方法
US8079035B2 (en) Data structure and management techniques for local user-level thread data
JP5668014B2 (ja) プロセッサにおけるタスクおよびデータ管理
KR100578437B1 (ko) 다수의 스레드의 병행 실행을 지원하는 컴퓨터 시스템에서의 인터럽트 처리 메커니즘
US7509475B2 (en) Virtual machine control method and virtual machine system having host page table address register
TWI525437B (zh) 在複數執行緒處理單元中的效率式記憶體虛擬化
US8327109B2 (en) GPU support for garbage collection
US20100268862A1 (en) Reconfigurable processor and method of reconfiguring the same
JPH11505652A (ja) 単一アドレス空間内の保護ドメイン
EP3128415B1 (de) Berechnungsvorrichtung, prozesssteuerungsverfahren und prozesssteuerungsprogramm
JP2006259821A (ja) 並列計算機の同期方法及びプログラム
TW201432570A (zh) 在複數執行緒處理單元中的效率式記憶體虛擬化
JPH05233458A (ja) コンピュータシステムのメモリ管理装置
JP2011118743A (ja) ベクトル型計算機及びベクトル型計算機の命令制御方法
CN101251792A (zh) 用于受应用管理的线程单元的结构化异常处理
CN105051680A (zh) 使用硬件指针的simd核心中的发散分支解决方案
JP2006323824A (ja) プロセッサシステム内においてスタックを分離して管理する方法および装置
JP2008234490A (ja) 情報処理装置および情報処理方法
US10452686B2 (en) System and method for memory synchronization of a multi-core system
JPH06250928A (ja) 情報処理装置
JP2006216060A (ja) データ処理方法およびデータ処理システム
CN105074657A (zh) 并行管道中的发散分支的硬件和软件解决方案
US20130145202A1 (en) Handling Virtual-to-Physical Address Translation Failures
JPWO2010024071A1 (ja) キャッシュメモリ、そのシステム、その利用方法及びその利用プログラム
JP5035227B2 (ja) 情報処理装置、プログラムの起動制御方法、及び起動制御プログラム

Legal Events

Date Code Title Description
A131 Notification of reasons for refusal

Free format text: JAPANESE INTERMEDIATE CODE: A131

Effective date: 20070626

A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20070821

TRDD Decision of grant or rejection written
A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

Effective date: 20070911

A61 First payment of annual fees (during grant procedure)

Free format text: JAPANESE INTERMEDIATE CODE: A61

Effective date: 20070912

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20100921

Year of fee payment: 3

R150 Certificate of patent or registration of utility model

Ref document number: 4015159

Country of ref document: JP

Free format text: JAPANESE INTERMEDIATE CODE: R150

Free format text: JAPANESE INTERMEDIATE CODE: R150

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20100921

Year of fee payment: 3

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20110921

Year of fee payment: 4

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20120921

Year of fee payment: 5

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20130921

Year of fee payment: 6

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250