JP3992100B2 - 伝送リンク層コア速度を高くするためのネットワーク - Google Patents
伝送リンク層コア速度を高くするためのネットワーク Download PDFInfo
- Publication number
- JP3992100B2 JP3992100B2 JP2002575815A JP2002575815A JP3992100B2 JP 3992100 B2 JP3992100 B2 JP 3992100B2 JP 2002575815 A JP2002575815 A JP 2002575815A JP 2002575815 A JP2002575815 A JP 2002575815A JP 3992100 B2 JP3992100 B2 JP 3992100B2
- Authority
- JP
- Japan
- Prior art keywords
- frequency
- fifo
- serial
- signal
- transmission medium
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Fee Related
Links
Images
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
- G06F13/38—Information transfer, e.g. on bus
- G06F13/382—Information transfer, e.g. on bus using universal interface adapter
- G06F13/385—Information transfer, e.g. on bus using universal interface adapter for adaptation of a particular data processing system to different peripheral devices
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
- G06F13/10—Program control for peripheral devices
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y02—TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE
- Y02D—CLIMATE CHANGE MITIGATION TECHNOLOGIES IN INFORMATION AND COMMUNICATION TECHNOLOGIES [ICT], I.E. INFORMATION AND COMMUNICATION TECHNOLOGIES AIMING AT THE REDUCTION OF THEIR OWN ENERGY USE
- Y02D10/00—Energy efficient computing, e.g. low power processors, power management or thermal management
Landscapes
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Physics & Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Communication Control (AREA)
- Information Transfer Systems (AREA)
Description
Claims (7)
- 互いに異なる周波数で動作する、直列伝送媒体とプロセッサとの間のインターフェース装置であって、
前記プロセッサに接続されたロジック回路と、
前記直列伝送媒体に接続され、前記直列伝送媒体からの信号を非直列化し又は該直列伝送媒体への信号を直列化するための、複数のデシリアライザ/シリアライザを含むシリアル・レーンと、
前記デシリアライザと前記ロジック回路の間に接続され、前記デシリアライザから入力される信号を前記ロジック回路へと出力する、受信バッファと、
前記シリアライザと前記ロジック回路の間に接続され、前記ロジック回路から入力される信号を前記シリアライザへと出力する、送信バッファと、
を含み、
直列伝送媒体から前記デシリアライザが受取る信号の周波数は、前記直列伝送媒体の動作周波数+/−100ppm以下のばらつきを有し、
前記受信バッファは、複数の弾性先入れ先出し(FIFO)バッファから構成され、該弾性FIFOバッファは、前記デシリアライザから入力される、前記ばらつきに起因する周波数のばらつきを有する信号を、前記ロジック回路が動作する周波数で出力し、これにより、周波数の前記ばらつきを修正し、及び、前記デシリアライザからの信号の周波数を、前記ロジック回路が動作する周波数に変更する、装置。 - 前記プロセッサが、特定アプリケーション向け集積回路(ASIC)である、請求項1記載の装置。
- 前記直列伝送媒体の動作周波数が、2.5ギガビット毎秒である、請求項1または2記載の装置。
- 前記送信バッファが、弾性先入れ先出し(FIFO)バッファを含み、該弾性先入れ先出し(FIFO)バッファは、前記ロジック回路から入力される、前記ロジック回路が動作する周波数の信号を前記シリアライザが動作する周波数で出力する、請求項1〜3のいずれか1項に記載の装置。
- 前記弾性FIFOのメモリが満杯であるか否かを検出し、満杯であるときには、前記弾性FIFOへのデータ入力を防ぐ、ロジック・コントローラ回路をさらに含む、請求項1〜4のいずれか1項記載のコア。
- ルータと、
該ルータに接続された相互接続スイッチと、
該相互接続スイッチに接続されたホスト・チャネル・アダプタ及び複数のターゲット・チャネル・アダプタと、
該ホスト・チャネル・アダプタに接続され、メモリコントローラ及びシステムメモリを含むホストコンピュータとを含む、並列・直列アーキテクチャ・ネットワークであって、前記ホスト・チャネル・アダプタ及び複数のターゲット・チャネル・アダプタが、請求項1〜5のいずれか1項に記載の装置を備える、並列・直列アーキテクチャ・ネットワーク。 - 前記並列・直列アーキテクチャが、バイト・ストライピングされた並列・直列 InfiniBand アーキテクチャである、請求項6に記載の並列・直列アーキテクチャ・ネットワーク。
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US09/816,979 US6665754B2 (en) | 2001-03-23 | 2001-03-23 | Network for increasing transmit link layer core speed |
PCT/EP2002/001637 WO2002077833A1 (en) | 2001-03-23 | 2002-02-15 | Buffer network for correcting fluctuations in a parallel/serial interface |
Publications (2)
Publication Number | Publication Date |
---|---|
JP2004532457A JP2004532457A (ja) | 2004-10-21 |
JP3992100B2 true JP3992100B2 (ja) | 2007-10-17 |
Family
ID=25222076
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP2002575815A Expired - Fee Related JP3992100B2 (ja) | 2001-03-23 | 2002-02-15 | 伝送リンク層コア速度を高くするためのネットワーク |
Country Status (7)
Country | Link |
---|---|
US (1) | US6665754B2 (ja) |
JP (1) | JP3992100B2 (ja) |
KR (1) | KR20030084974A (ja) |
CN (1) | CN1315066C (ja) |
GB (1) | GB2391366B (ja) |
TW (1) | TWI224730B (ja) |
WO (1) | WO2002077833A1 (ja) |
Families Citing this family (24)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
EP1227698A1 (en) * | 2001-01-25 | 2002-07-31 | TELEFONAKTIEBOLAGET L M ERICSSON (publ) | Data unit handling device and method of controlling a data unit handling device |
US20030177259A1 (en) * | 2002-02-04 | 2003-09-18 | Wookey Michael J. | Remote services systems data delivery mechanism |
US20030149740A1 (en) * | 2002-02-04 | 2003-08-07 | Wookey Michael J. | Remote services delivery architecture |
US20030163544A1 (en) * | 2002-02-04 | 2003-08-28 | Wookey Michael J. | Remote service systems management interface |
US7167448B2 (en) | 2002-02-04 | 2007-01-23 | Sun Microsystems, Inc. | Prioritization of remote services messages within a low bandwidth environment |
US20030149771A1 (en) * | 2002-02-04 | 2003-08-07 | Wookey Michael J. | Remote services system back-channel multicasting |
US20030212738A1 (en) * | 2002-05-10 | 2003-11-13 | Wookey Michael J. | Remote services system message system to support redundancy of data flow |
US8266239B2 (en) * | 2002-06-27 | 2012-09-11 | Oracle International Corporation | Remote services system relocatable mid level manager |
US7181455B2 (en) * | 2002-06-27 | 2007-02-20 | Sun Microsystems, Inc. | Bandwidth management for remote services system |
US7240109B2 (en) * | 2002-06-27 | 2007-07-03 | Sun Microsystems, Inc. | Remote services system service module interface |
US7260623B2 (en) | 2002-06-27 | 2007-08-21 | Sun Microsystems, Inc. | Remote services system communication module |
US7082504B2 (en) * | 2002-07-19 | 2006-07-25 | Edmundo Rojas | Method and apparatus for asynchronous read control |
US7321593B1 (en) | 2003-07-17 | 2008-01-22 | Marvell International Ltd. | Fibre channel SERDES with elastic transmitter FIFO |
JP4902662B2 (ja) * | 2005-11-22 | 2012-03-21 | インテル コーポレイション | シリアル・リンクの信号遷移特性ベースのコード化 |
US8090065B2 (en) * | 2005-11-29 | 2012-01-03 | Sonosite, Inc. | Implied clock |
US7539789B1 (en) * | 2006-08-14 | 2009-05-26 | Xilinx, Inc. | Circuits providing greater depth and/or asymmetric access ports for first-in first-out memory circuits (FIFOs) |
US7535789B1 (en) | 2006-09-27 | 2009-05-19 | Xilinx, Inc. | Circuits and methods of concatenating FIFOs |
KR100788299B1 (ko) | 2006-12-19 | 2007-12-27 | (재)대구경북과학기술연구원 | 복수의 차동 레인을 공유하는 직렬전송 시스템 |
US7930462B2 (en) * | 2007-06-01 | 2011-04-19 | Apple Inc. | Interface controller that has flexible configurability and low cost |
US8284792B2 (en) * | 2007-06-01 | 2012-10-09 | Apple Inc. | Buffer minimization in interface controller |
KR101391118B1 (ko) * | 2010-06-04 | 2014-04-30 | 자일링크스 인코포레이티드 | 논리 집적 회로(ic) 및 논리 집적 회로(ic)를 동작시키는 방법 |
US10560357B2 (en) | 2017-11-28 | 2020-02-11 | Marvell World Trade Ltd. | Distributed checksum calculation for communication packets |
US10469633B2 (en) * | 2018-03-29 | 2019-11-05 | Marvell World Trade Ltd. | Low-latency pipeline for media-to-ethernet frame packaging |
US10673994B2 (en) | 2018-03-29 | 2020-06-02 | Marvell International Ltd. | Network packet generator employing multiple header templates and configurable hardware registers |
Family Cites Families (18)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
DE2944377C2 (de) * | 1979-11-02 | 1982-10-28 | Siemens AG, 1000 Berlin und 8000 München | Jitterreduzierung bei der blockweisen Umcodierung digitaler Signale |
US4593281A (en) | 1983-10-13 | 1986-06-03 | Rockwell International Corporation | Local area network interframe delay controller |
US4701913A (en) | 1986-06-11 | 1987-10-20 | Northern Telecom Limited | Circuit and method for extracting signalling information embedded in channelized serial data streams |
ES2111520T3 (es) * | 1988-10-06 | 1998-03-16 | Plessey Telecomm | Disposicion de conmutacion asincrona por division de tiempo y metodo de funcionamiento de la misma. |
US5175819A (en) | 1990-03-28 | 1992-12-29 | Integrated Device Technology, Inc. | Cascadable parallel to serial converter using tap shift registers and data shift registers while receiving input data from FIFO buffer |
JP2507678B2 (ja) | 1990-06-29 | 1996-06-12 | 三菱電機株式会社 | 時分割多重分離装置 |
US5455831A (en) * | 1992-02-20 | 1995-10-03 | International Business Machines Corporation | Frame group transmission and reception for parallel/serial buses |
US5715248A (en) | 1992-05-21 | 1998-02-03 | Alcatel Network Systems, Inc. | Derivation of VT group clock from SONET STS-1 payload clock and VT group bus definition |
JPH0646080A (ja) * | 1992-07-22 | 1994-02-18 | Toshiba Corp | 遅延ゆらぎ吸収制御方式 |
JP2694807B2 (ja) * | 1993-12-16 | 1997-12-24 | 日本電気株式会社 | データ伝送方式 |
US5598541A (en) * | 1994-10-24 | 1997-01-28 | Lsi Logic Corporation | Node loop port communication interface super core for fibre channel |
KR100198065B1 (ko) * | 1995-06-28 | 1999-06-15 | 김영환 | 하드웨어 패킷 라우터의 목적지 어드레스 검출장치 |
US5838689A (en) * | 1995-07-11 | 1998-11-17 | Matsushita Electric Industrial Co., Ltd | Cell Receiver |
US5745684A (en) * | 1995-11-06 | 1998-04-28 | Sun Microsystems, Inc. | Apparatus and method for providing a generic interface between a host system and an asynchronous transfer mode core functional block |
US5974058A (en) | 1998-03-16 | 1999-10-26 | Storage Technology Corporation | System and method for multiplexing serial links |
DE69809224T2 (de) | 1998-08-28 | 2003-08-28 | Ibm | Vermittlungsvorrichtung mit wenigstens einem Vermittlungskern-Zugriffselement zur Verbindung von verschiedenen Protokolladaptern |
US6668299B1 (en) * | 1999-09-08 | 2003-12-23 | Mellanox Technologies Ltd. | Software interface between a parallel bus and a packet network |
US6459698B1 (en) * | 2001-06-18 | 2002-10-01 | Advanced Micro Devices, Inc. | Supporting mapping of layer 3 priorities in an infiniband ™ network |
-
2001
- 2001-03-23 US US09/816,979 patent/US6665754B2/en not_active Expired - Lifetime
-
2002
- 2002-02-15 WO PCT/EP2002/001637 patent/WO2002077833A1/en active Application Filing
- 2002-02-15 GB GB0323896A patent/GB2391366B/en not_active Expired - Fee Related
- 2002-02-15 JP JP2002575815A patent/JP3992100B2/ja not_active Expired - Fee Related
- 2002-02-15 CN CNB028042905A patent/CN1315066C/zh not_active Expired - Fee Related
- 2002-02-15 KR KR10-2003-7011819A patent/KR20030084974A/ko not_active Application Discontinuation
- 2002-03-22 TW TW091105593A patent/TWI224730B/zh not_active IP Right Cessation
Also Published As
Publication number | Publication date |
---|---|
CN1509440A (zh) | 2004-06-30 |
WO2002077833A1 (en) | 2002-10-03 |
GB2391366A (en) | 2004-02-04 |
US20020138674A1 (en) | 2002-09-26 |
TWI224730B (en) | 2004-12-01 |
GB2391366B (en) | 2004-11-03 |
KR20030084974A (ko) | 2003-11-01 |
JP2004532457A (ja) | 2004-10-21 |
CN1315066C (zh) | 2007-05-09 |
US6665754B2 (en) | 2003-12-16 |
GB0323896D0 (en) | 2003-11-12 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JP3992100B2 (ja) | 伝送リンク層コア速度を高くするためのネットワーク | |
US6625675B2 (en) | Processor for determining physical lane skew order | |
EP1775896B1 (en) | Network on chip system employing an Advanced Extensible Interface (AXI) protocol | |
US8156270B2 (en) | Dual port serial advanced technology attachment (SATA) disk drive | |
US7539797B2 (en) | Route aware Serial Advanced Technology Attachment (SATA) Switch | |
US8266353B2 (en) | Serial advanced technology attachment (SATA ) switch | |
EP1775897B1 (en) | Interleaving in a NoC (Network on Chip) employing the AXI protocol | |
US20070067537A1 (en) | Multiple interfaces in a storage enclosure | |
US20050254085A1 (en) | Image forming system | |
JP3989376B2 (ja) | 通信システム | |
US7802031B2 (en) | Method and system for high speed network application | |
US6557060B1 (en) | Data transfer in host expansion bridge | |
JP2005062940A (ja) | 入出力制御装置 | |
WO2024102916A1 (en) | Root complex switching across inter-die data interface to multiple endpoints | |
WO2024102915A1 (en) | Pcie retimer providing failover to redundant endpoint using inter-die data interface | |
WO2024086639A1 (en) | Pcie retimer providing failover to redundant endpoint and multiple endpoint switching using synchronized multi-tile data interface |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
A977 | Report on retrieval |
Free format text: JAPANESE INTERMEDIATE CODE: A971007 Effective date: 20060125 |
|
A131 | Notification of reasons for refusal |
Free format text: JAPANESE INTERMEDIATE CODE: A131 Effective date: 20060207 |
|
A601 | Written request for extension of time |
Free format text: JAPANESE INTERMEDIATE CODE: A601 Effective date: 20060501 |
|
A602 | Written permission of extension of time |
Free format text: JAPANESE INTERMEDIATE CODE: A602 Effective date: 20060511 |
|
A521 | Request for written amendment filed |
Free format text: JAPANESE INTERMEDIATE CODE: A821 Effective date: 20060803 Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20060803 |
|
RD12 | Notification of acceptance of power of sub attorney |
Free format text: JAPANESE INTERMEDIATE CODE: A7432 Effective date: 20060803 |
|
A521 | Request for written amendment filed |
Free format text: JAPANESE INTERMEDIATE CODE: A821 Effective date: 20060804 |
|
A02 | Decision of refusal |
Free format text: JAPANESE INTERMEDIATE CODE: A02 Effective date: 20070301 |
|
A521 | Request for written amendment filed |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20070523 Free format text: JAPANESE INTERMEDIATE CODE: A821 Effective date: 20070523 |
|
A911 | Transfer to examiner for re-examination before appeal (zenchi) |
Free format text: JAPANESE INTERMEDIATE CODE: A911 Effective date: 20070627 |
|
TRDD | Decision of grant or rejection written | ||
A01 | Written decision to grant a patent or to grant a registration (utility model) |
Free format text: JAPANESE INTERMEDIATE CODE: A01 Effective date: 20070717 |
|
A521 | Request for written amendment filed |
Free format text: JAPANESE INTERMEDIATE CODE: A821 Effective date: 20070717 |
|
RD14 | Notification of resignation of power of sub attorney |
Free format text: JAPANESE INTERMEDIATE CODE: A7434 Effective date: 20070717 |
|
A61 | First payment of annual fees (during grant procedure) |
Free format text: JAPANESE INTERMEDIATE CODE: A61 Effective date: 20070717 |
|
R150 | Certificate of patent or registration of utility model |
Free format text: JAPANESE INTERMEDIATE CODE: R150 |
|
FPAY | Renewal fee payment (event date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20100803 Year of fee payment: 3 |
|
FPAY | Renewal fee payment (event date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20110803 Year of fee payment: 4 |
|
LAPS | Cancellation because of no payment of annual fees |