JP3969182B2 - Semiconductor light emitting device - Google Patents

Semiconductor light emitting device Download PDF

Info

Publication number
JP3969182B2
JP3969182B2 JP2002149386A JP2002149386A JP3969182B2 JP 3969182 B2 JP3969182 B2 JP 3969182B2 JP 2002149386 A JP2002149386 A JP 2002149386A JP 2002149386 A JP2002149386 A JP 2002149386A JP 3969182 B2 JP3969182 B2 JP 3969182B2
Authority
JP
Japan
Prior art keywords
layer
type
light emitting
algaas
pairs
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
JP2002149386A
Other languages
Japanese (ja)
Other versions
JP2003347579A (en
Inventor
雅弘 野口
聡 杉山
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Hitachi Cable Ltd
Original Assignee
Hitachi Cable Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Hitachi Cable Ltd filed Critical Hitachi Cable Ltd
Priority to JP2002149386A priority Critical patent/JP3969182B2/en
Publication of JP2003347579A publication Critical patent/JP2003347579A/en
Application granted granted Critical
Publication of JP3969182B2 publication Critical patent/JP3969182B2/en
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Images

Landscapes

  • Led Devices (AREA)

Description

【0001】
【発明の属する技術分野】
本発明は、半導体発光素子に関する。
【0002】
【従来の技術】
LED(発光ダイオード)を利用したゼログラフィ方式のプリンタが実用化されている。そのゼログラフィ方式においては、感光体ドラムの受光感度から要求される発光波長、発光強度を有するLEDを選択することが必要である。
【0003】
実用的にはGaAsPを発光素子のp/n接合の主材料とするものとAlGaAsをp/n接合の主材料とするものとが採用されている。
【0004】
AlGaAs系の赤外LEDにおいては、発光が起こる活性層としてはAlGaAsを材料とする厚さ約0.5μm〜2μmのいわゆるバルクタイプ活性層が採用されていた。また、その発光波長は活性層のAlAs混晶比で所望の波長となるように調整できる。
【0005】
【発明が解決しようとする課題】
ところで、LEDプリンタ用のAlGaAs系LEDアレイの発光出力は、印字速度に直接影響を及ぼすため、高出力であることが望まれており、多重反射膜等を採用し、光取り出し効率を高める等の工夫がなされているが、電流を光に変換する活性層の発光効率が低いという問題があった。
【0006】
そこで、本発明の目的は、上記課題を解決し、発光効率の高い半導体発光素子を提供することにある。
【0007】
【課題を解決するための手段】
上記目的を達成するために請求項1の発明は、n型のGaAs基板上にn型のGaAsバッファ層、n型でAl組成比の異なるAlGaAsのペアからなる多重反射膜、n型のAlGaAs下部クラッド層、p型またはアンドープのAlGaAsからなる多重量子井戸活性層、p型のAlGaAs上部クラッド層及びp型のGaAsコンタクト層を順次エピタキシャル成長させた積層構造を有する半導体発光素子において、上記多重量子井戸活性層の井戸層及びバリア層の厚さが4nm〜15nmの範囲であり、かつ上記井戸層のAlAs混晶比をX1とし、上記バリア層のAlAs混晶比をX2とし、X2−X1≧0.2としたときに、上記多重量子井戸活性層の井戸層及びバリア層のペア数を50〜150ペアとして発光出力が最大となるように調整したものである。
【0014】
本発明者らは、AlGaAs多重量子井戸活性層の井戸層及びバリア層のペア数を変えることにより発光出力が変化することを見出した。特に井戸層及びバリア層のペア数が10〜150の範囲内で発光出力の極大値が存在することを見出した。この結果、ペア数を調整することにより、発光効率の高い半導体発光素子の提供を実現することができる。
【0015】
【発明の実施の形態】
以下、本発明の実施の形態を添付図面に基づいて詳述する。
【0016】
図1は本発明の半導体発光素子の一実施の形態を示す断面図である。
【0017】
この半導体発光素子は、n型のGaAs基板1上に、n型のGaAsバッファ層2、n型のAl0.25Ga0.75As/Al0.85Ga0.15As層12ペアからなる多重反射膜3、n型のAlGaAs下部クラッド層4、AlGaAs井戸(ウエル)/バリア層のペア数が75対からなる多重量子井戸活性層5、p型のAlGaAs上部クラッド層6及びp型のGaAsコンタクト層7をエピタキシャル成長させて積層し、得られた積層体のGaAs基板1にn側共通電極(カソード)8を形成し、GaAsコンタクト層7にp側オーミック接触電極(アノード)9を形成したものである。同図はLEDアレイの1個のLED部分を示しており、10は発光部を示している。
【0018】
これらエピタキシャル層はMOVPE法で成長させたものである。そのときの成長温度は約700℃(基板温度)、成長圧力は70Torrとし、トリメチルガリウム及びトリメチルアルミニウムをIII族原料とした。またV族原料にはアルシンを用いた。n型ドーパントとしてはセレン化水素、p型ドーパントとしてはジエチル亜鉛(ジメチル亜鉛でもよい。)を用いた。
【0019】
多重量子井戸活性層5の井戸層及びバリア層のペア数は50〜150ペアにし、それらの厚さは共に4nm〜15nmの範囲内にするのが好ましい。
【0020】
また、井戸層のAlAs混晶比をX1とし、バリア層のAlAs混晶比をX2とし、X2−X1≧0.2とするのが好ましい。
【0021】
複数の発光部10を形成する場合、各発光部10の密度を240dpi以上とし、大きさを50μm×50μm以下とするのが好ましい。また、各発光部10上のコンタクト層7の大きさを20μm×20μm以下とし、コンタクト層7上の一部にオーミック接触を有するように個別にアノードを接続してもよい。さらに、各発光部10を少なくとも一列に配列してもよい。
【0022】
各アノードを各発光部10の配列方向に対して直交するように配列の一方の側から配列するか、あるいは配列の両側から交互に配列してもよい。
【0023】
次に600dpi、発光波長740nmのLEDアレイを試作したところ、図2に示すように、AlGaAs多重量子井戸活性層5のウエル/バリア層のペア数を変数としたとき、約75ペアで最大の発光出力が得られた。
【0024】
図2は多重量子井戸活性層のペア数と規格化発光出力との関係を示す図であり、横軸が多重量子井戸活性層のペア数を示し、縦軸が規格化発光出力を示す。
【0025】
以上において、本発明のLEDアレイ型発光素子は、AlGaAsウエル及びバリア層の対(ペア)からなる、多重量子井戸活性層を採用し、このペア数を50〜150ペアとして発光効率が最大となるように最適化した多重量子井戸活性層により、高い発光効率をもたらすことができる。
【0026】
ここで、上述した実施の形態では、pサイドアップのLEDアレイを例として説明したが、p型GaAs基板上に形成したnサイドアップ構造のLEDアレイに対しても適用可能である。
【0027】
また、エピタキシャル層のp型ドーパントとしてはZn、Mg、Cやこれらを組み合わせたものでもよく、n型ドーパントとしてはSe、Si、Teやこれらを組み合わせたものでもよい。
【0028】
【発明の効果】
以上要するに本発明によれば、発光効率の高い半導体発光素子を実現することができる。
【図面の簡単な説明】
【図1】本発明の半導体発光素子の一実施の形態を示す断面図である。
【図2】多重量子井戸活性層のペア数と規格化発光出力との関係を示す図である。
【符号の説明】
1 n型のGaAs基板
2 n型のバッファ層
3 n型のAlGaAs/AlGaAs多重反射膜
4 n型の下部クラッド層
5 多重量子井戸活性層
6 p型のAlGaAs上部クラッド層
7 p型のGaAsコンタクト層
8 n側共通電極(カソード)
9 p側オーミック接触電極(アノード)
10 発光部
[0001]
BACKGROUND OF THE INVENTION
The present invention relates to a semiconductor light emitting device.
[0002]
[Prior art]
Xerographic printers using LEDs (light emitting diodes) have been put into practical use. In the xerographic method, it is necessary to select an LED having a light emission wavelength and light emission intensity required from the light receiving sensitivity of the photosensitive drum.
[0003]
Practically, those using GaAsP as the main material of the p / n junction and those using AlGaAs as the main material of the p / n junction are employed.
[0004]
In an AlGaAs-based infrared LED, a so-called bulk type active layer made of AlGaAs and having a thickness of about 0.5 μm to 2 μm has been adopted as an active layer where light emission occurs. The emission wavelength can be adjusted to a desired wavelength by the AlAs mixed crystal ratio of the active layer.
[0005]
[Problems to be solved by the invention]
By the way, since the light emission output of the AlGaAs LED array for LED printers directly affects the printing speed, it is desired to have a high output, and a multiple reflection film or the like is used to increase the light extraction efficiency. Although it has been devised, there has been a problem that the luminous efficiency of the active layer for converting current into light is low.
[0006]
Accordingly, an object of the present invention is to solve the above-described problems and provide a semiconductor light emitting device having high light emission efficiency.
[0007]
[Means for Solving the Problems]
To achieve the above object, the invention of claim 1 is directed to an n-type GaAs buffer layer on an n-type GaAs substrate, a multi-reflection film comprising an n-type AlGaAs pair having different Al composition ratios, and an n-type AlGaAs lower portion. cladding layer, p-type or multi-quantum well active layer made of undoped AlGaAs, in the semiconductor light emitting device having a p-type AlGaAs upper cladding layer and the p-type stacked structure in which a GaAs contact layer are successively epitaxially grown in, the multiple quantum well active The thickness of the well layer and the barrier layer is 4 nm to 15 nm, the AlAs mixed crystal ratio of the well layer is X1, the AlAs mixed crystal ratio of the barrier layer is X2, and X2−X1 ≧ 0. when two light emission output the well layer of the multiple quantum well active layer and the number of pairs of the barrier layer as 50 to 150 pairs it with maximum One in which was adjusted to.
[0014]
The present inventors have found that the light emission output is changed by changing the number of pairs of the well layer and the barrier layer of the AlGaAs multiple quantum well active layer. In particular, it has been found that the maximum value of the light emission output exists within the range of 10 to 150 pairs of well layers and barrier layers. As a result, by adjusting the number of pairs, it is possible to provide a semiconductor light emitting element with high light emission efficiency.
[0015]
DETAILED DESCRIPTION OF THE INVENTION
Hereinafter, embodiments of the present invention will be described in detail with reference to the accompanying drawings.
[0016]
FIG. 1 is a cross-sectional view showing an embodiment of a semiconductor light emitting device of the present invention.
[0017]
This semiconductor light emitting device comprises an n-type GaAs buffer layer 2 and an n-type Al 0.25 Ga 0.75 As / Al 0.85 Ga 0.15 As layer 12 pair on an n-type GaAs substrate 1. Multiple reflection film 3, n-type AlGaAs lower cladding layer 4, multiple quantum well active layer 5 having 75 pairs of AlGaAs well (well) / barrier layers, p-type AlGaAs upper cladding layer 6 and p-type GaAs The contact layer 7 is epitaxially grown and laminated, the n-side common electrode (cathode) 8 is formed on the GaAs substrate 1 of the obtained laminate, and the p-side ohmic contact electrode (anode) 9 is formed on the GaAs contact layer 7 It is. This figure shows one LED portion of the LED array, and 10 indicates a light emitting portion.
[0018]
These epitaxial layers are grown by the MOVPE method. The growth temperature at that time was about 700 ° C. (substrate temperature), the growth pressure was 70 Torr, and trimethylgallium and trimethylaluminum were used as Group III raw materials. Arsine was used as the Group V raw material. Hydrogen selenide was used as the n-type dopant, and diethylzinc (dimethylzinc may be used) as the p-type dopant.
[0019]
The number of pairs of well layers and barrier layers of the multi-quantum well active layer 5 is preferably 50 to 150 pairs , and the thickness thereof is preferably in the range of 4 nm to 15 nm.
[0020]
Further, it is preferable that the AlAs mixed crystal ratio of the well layer is X1, the AlAs mixed crystal ratio of the barrier layer is X2, and X2−X1 ≧ 0.2.
[0021]
When a plurality of light emitting units 10 are formed, it is preferable that the density of each light emitting unit 10 is 240 dpi or more and the size is 50 μm × 50 μm or less. Alternatively, the contact layer 7 on each light emitting unit 10 may have a size of 20 μm × 20 μm or less, and the anode may be individually connected so as to have an ohmic contact with a part of the contact layer 7. Further, the light emitting units 10 may be arranged in at least one row.
[0022]
The anodes may be arranged from one side of the arrangement so as to be orthogonal to the arrangement direction of the light emitting units 10 or may be arranged alternately from both sides of the arrangement.
[0023]
Next, a prototype LED array with 600 dpi and a light emission wavelength of 740 nm was produced. As shown in FIG. 2, when the number of well / barrier layer pairs of the AlGaAs multiple quantum well active layer 5 is a variable, the maximum light emission is about 75 pairs. Output was obtained.
[0024]
FIG. 2 is a diagram showing the relationship between the number of pairs in the multi-quantum well active layer and the normalized light output. The horizontal axis indicates the number of pairs in the multi-quantum well active layer, and the vertical axis indicates the normalized light output.
[0025]
As described above, the LED array type light emitting device of the present invention employs a multiple quantum well active layer comprising a pair of an AlGaAs well and a barrier layer, and the number of pairs is 50 to 150 pairs to maximize luminous efficiency. The multi-quantum well active layer thus optimized can provide high luminous efficiency.
[0026]
Here, in the above-described embodiment, the p-side-up LED array has been described as an example. However, the present invention can also be applied to an n-side-up LED array formed on a p-type GaAs substrate.
[0027]
In addition, the p-type dopant of the epitaxial layer may be Zn, Mg, C, or a combination thereof, and the n-type dopant may be Se, Si, Te, or a combination thereof.
[0028]
【The invention's effect】
In short, according to the present invention, it is possible to realize a semiconductor light emitting device with high luminous efficiency.
[Brief description of the drawings]
FIG. 1 is a cross-sectional view showing an embodiment of a semiconductor light emitting device of the present invention.
FIG. 2 is a diagram showing the relationship between the number of pairs of multiple quantum well active layers and the normalized light emission output.
[Explanation of symbols]
1 n-type GaAs substrate 2 n-type buffer layer 3 n-type AlGaAs / AlGaAs multiple reflection film 4 n-type lower cladding layer 5 multiple quantum well active layer 6 p-type AlGaAs upper cladding layer 7 p-type GaAs contact layer 8 n-side common electrode (cathode)
9 p-side ohmic contact electrode (anode)
10 Light emitting part

Claims (1)

n型のGaAs基板上にn型のGaAsバッファ層、n型でAl組成比の異なるAlGaAsのペアからなる多重反射膜、n型のAlGaAs下部クラッド層、p型またはアンドープのAlGaAsからなる多重量子井戸活性層、p型のAlGaAs上部クラッド層及びp型のGaAsコンタクト層を順次エピタキシャル成長させた積層構造を有する半導体発光素子において、上記多重量子井戸活性層の井戸層及びバリア層の厚さが4nm〜15nmの範囲であり、かつ上記井戸層のAlAs混晶比をX1とし、上記バリア層のAlAs混晶比をX2とし、X2−X1≧0.2としたときに、上記多重量子井戸活性層の井戸層及びバリア層のペア数を50〜150ペアとして発光出力が最大となるように調整したことを特徴とする半導体発光素子。An n-type GaAs buffer layer on an n-type GaAs substrate, a multiple reflection film made of an n-type AlGaAs pair having a different Al composition ratio, an n-type AlGaAs lower cladding layer, and a multiple quantum well made of p-type or undoped AlGaAs In a semiconductor light emitting device having a stacked structure in which an active layer, a p-type AlGaAs upper cladding layer, and a p-type GaAs contact layer are sequentially epitaxially grown , the thickness of the well layer and the barrier layer of the multiple quantum well active layer is 4 nm to 15 nm. When the AlAs mixed crystal ratio of the well layer is X1, the AlAs mixed crystal ratio of the barrier layer is X2, and X2−X1 ≧ 0.2, the well of the multiple quantum well active layer semiconductor light-emitting output the number of pairs layer and the barrier layer as 50 to 150 pairs, characterized in that adjusted to maximize Child.
JP2002149386A 2002-05-23 2002-05-23 Semiconductor light emitting device Expired - Fee Related JP3969182B2 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP2002149386A JP3969182B2 (en) 2002-05-23 2002-05-23 Semiconductor light emitting device

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP2002149386A JP3969182B2 (en) 2002-05-23 2002-05-23 Semiconductor light emitting device

Publications (2)

Publication Number Publication Date
JP2003347579A JP2003347579A (en) 2003-12-05
JP3969182B2 true JP3969182B2 (en) 2007-09-05

Family

ID=29767578

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2002149386A Expired - Fee Related JP3969182B2 (en) 2002-05-23 2002-05-23 Semiconductor light emitting device

Country Status (1)

Country Link
JP (1) JP3969182B2 (en)

Families Citing this family (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2013171948A (en) * 2012-02-20 2013-09-02 Sumitomo Electric Ind Ltd Light-emitting element, epitaxial wafer and manufacturing method of the same
JP2016039317A (en) * 2014-08-08 2016-03-22 富士ゼロックス株式会社 Semiconductor light emitting element, light source head, and image forming apparatus
JP7242349B2 (en) * 2019-03-06 2023-03-20 キヤノン株式会社 Light-emitting thyristor, light-emitting thyristor array, exposure head, and image forming apparatus

Also Published As

Publication number Publication date
JP2003347579A (en) 2003-12-05

Similar Documents

Publication Publication Date Title
US6657234B1 (en) Nitride semiconductor device
JP4954536B2 (en) Nitride semiconductor light emitting device
JP3744211B2 (en) Nitride semiconductor device
KR101565205B1 (en) Nitride semiconductor light-emitting element
US9123851B2 (en) Semiconductor light emitting element
JP5912217B2 (en) Semiconductor light emitting device
JP3643665B2 (en) Semiconductor light emitting device
WO1999005728A1 (en) Nitride semiconductor device
JP2006332205A (en) Nitride semiconductor light emitting element
KR20110046017A (en) Light emitting device
CN109256444B (en) Epitaxial wafer of light emitting diode and preparation method thereof
JP2009302314A (en) GaN-BASED SEMICONDUCTOR DEVICE
JP2000133883A (en) Nitride semiconductor element
CN112909138B (en) Epitaxial wafer of AlGaInP light-emitting diode and preparation method thereof
JPH11191639A (en) Nitride semiconductor device
JP3969182B2 (en) Semiconductor light emitting device
JP2006040998A (en) Semiconductor light emitting device and epitaxial wafer therefor
JP2001237456A (en) Light-emitting element
US6781157B2 (en) Light emitting device and process for producing the same
JP2009245982A (en) Nitride light-emitting element
JP3854073B2 (en) LED array and LED head
JP3763303B2 (en) Semiconductor light emitting device
JP3788444B2 (en) Light emitting diode and manufacturing method thereof
JPH08167737A (en) Group iii nitride semiconductor light emitting device
JP2000269548A (en) Nitride semiconductor device

Legal Events

Date Code Title Description
A621 Written request for application examination

Free format text: JAPANESE INTERMEDIATE CODE: A621

Effective date: 20040716

A977 Report on retrieval

Free format text: JAPANESE INTERMEDIATE CODE: A971007

Effective date: 20070118

A131 Notification of reasons for refusal

Free format text: JAPANESE INTERMEDIATE CODE: A131

Effective date: 20070206

A521 Written amendment

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20070406

TRDD Decision of grant or rejection written
A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

Effective date: 20070515

A61 First payment of annual fees (during grant procedure)

Free format text: JAPANESE INTERMEDIATE CODE: A61

Effective date: 20070528

R150 Certificate of patent or registration of utility model

Free format text: JAPANESE INTERMEDIATE CODE: R150

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20100615

Year of fee payment: 3

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20110615

Year of fee payment: 4

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20120615

Year of fee payment: 5

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20120615

Year of fee payment: 5

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20130615

Year of fee payment: 6

LAPS Cancellation because of no payment of annual fees